## Self-Protected Low Side Driver with Temperature and Current Limit

65 V, 7.0 A, Single N-Channel

# NCV8406A, NCV8406B

NCV8406A/B is a three terminal protected Low-Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain-to-Gate clamping for overvoltage protection. This device offers protection and is suitable for harsh automotive environments.

#### Features

- Short Circuit Protection
- Thermal Shutdown with Automatic Restart
- Over Voltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- These Devices are Faster than the Rest of the NCV Devices
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**


- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial




#### **ON Semiconductor®**

#### www.onsemi.com

V <sub>DSS</sub> (Clamped)	R <sub>DS(on)</sub> TYP	I <sub>D</sub> TYP (Limited)
65 V	210 m $\Omega$	7.0 A





# (Note: Microdot may be in either location) ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V <sub>DSS</sub>	60	Vdc
Gate-to-Source Voltage	V <sub>GS</sub>	±14	Vdc
Drain Current Continuou	s I <sub>D</sub>	Internally	/ Limited
Total Power Dissipation – SOT–223 Version @ $T_A = 25^{\circ}C$ (Note 1) @ $T_A = 25^{\circ}C$ (Note 2)	PD	1.25 1.81	W
Total Power Dissipation – DPAK Version @ T <sub>A</sub> = 25°C (Note 1) @ T <sub>A</sub> = 25°C (Note 2)	PD	1.31 2.31	W
Thermal Resistance – SOT-223 Version Junction-to-Soldering Point Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	R <sub>θJS</sub> R <sub>θJA</sub> R <sub>θJA</sub>	7.0 100 69	°C/W
Thermal Resistance – DPAK Version Junction-to-Soldering Point Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	R <sub>θ</sub> JS R <sub>θ</sub> JA R <sub>θ</sub> JA	1.0 95 54	°C/W
Single Pulse Inductive Load Switching Energy (Starting T <sub>J</sub> = 25°C, V <sub>DD</sub> = 50 Vdc, V <sub>GS</sub> = 5.0 Vdc, I <sub>L</sub> = 2.1 Apk, L = 50 mH, R <sub>G</sub> = 25 $\Omega$ )	E <sub>AS</sub>	110	mJ
Load Dump Voltage (V_{GS} = 0 and 10 V, R <sub>I</sub> = 2 $\Omega,$ R <sub>L</sub> = 7 $\Omega,$ t <sub>d</sub> = 400 m	s) V <sub>LD</sub>	75	V
Operating Junction Temperature Range	TJ	-40 to 150	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
 Surface mounted onto minimum pad size (100 sq/mm) FR4 PCB, 1 oz cu.
 Mounted onto 1" square pad size (700 sq/mm) FR4 PCB, 1 oz cu.




Figure 1. Voltage and Current Convention

#### **MOSFET ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Clamped Breakdown Voltage $(V_{GS} = 0 V, I_D = 2 mA)$			60	65	70	V
Zero Gate Voltage Drain Curre ( $V_{DS} = 52$ V, $V_{GS} = 0$ V)	ent	I <sub>DSS</sub>	_	22	100	μΑ
Gate Input Current (V <sub>GS</sub> = 5.0 V, V <sub>DS</sub> = 0 V)		I <sub>GSS</sub>	_	30	100	μΑ
ON CHARACTERISTICS						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 150 \ \mu A)$ Threshold Temperature Coeffi	cient	V <sub>GS(th)</sub>	1.2 -	1.66 4.0	2.0	V -mV/°C
Static Drain-to-Source On-R (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.0 A, T <sub>J</sub> @		R <sub>DS(on)</sub>	-	185	210	mΩ
Static Drain-to-Source On-R (V <sub>GS</sub> = 5.0 V, I <sub>D</sub> = 2.0 A, T <sub>J</sub> @ (V <sub>GS</sub> = 5.0 V, I <sub>D</sub> = 2.0 A, T <sub>J</sub> @	25°C)	R <sub>DS(on)</sub>		210 445	240 520	mΩ
Source–Drain Forward On Vo $(I_S = 7.0 \text{ A}, V_{GS} = 0 \text{ V})$	Itage	V <sub>SD</sub>	I	0.9	1.1	V
SWITCHING CHARACTERIS	TICS (Note 6)					
Turn-on Delay Time	$\begin{array}{l} {\sf R}_{\sf L} = 6.6 \; \Omega, \; {\sf V}_{in} = \; 0 \; to \; 10 \; {\sf V}, \\ {\sf V}_{\sf DD} = 13.8 \; {\sf V}, \; {\sf I}_{\sf D} = 2.0 \; {\sf A}, \; 10\% \; {\sf V}_{in} \; to \; 10\% \; {\sf I}_{\sf D} \end{array}$	td <sub>(on)</sub>	-	127	-	ns
Turn-on Rise Time	$R_L$ = 6.6 Ω, $V_{in}$ = 0 to 10 V, $V_{DD}$ = 13.8 V, $I_D$ = 2.0 A, 10% $I_D$ to 90% $I_D$	t <sub>rise</sub>	_	486	_	ns
Turn-off Delay Time	$R_L$ = 6.6 Ω, $V_{in}$ = 0 to 10 V, $V_{DD}$ = 13.8 V, $I_D$ = 2.0 A, 90% $V_{in}$ to 90% $I_D$	td <sub>(off)</sub>	-	1600	-	ns
Turn-off Fall Time	$R_L$ = 6.6 $\Omega,$ $V_{in}$ = 0 to 10 V, $V_{DD}$ = 13.8 V, $I_D$ = 2.0 A, 90% $I_D$ to 10% $I_D$	t <sub>fall</sub>	I	692	-	ns
Slew Rate ON	$R_L$ = 6.6 $\Omega,$ $V_{in}$ = $$ 0 to 10 V, $V_{DD}$ = 13.8 V, $I_D$ = 2.0 A, 70% to 50% $V_{DD}$	dV <sub>DS</sub> /dT <sub>on</sub>	Ι	79	_	V/μs
Slew Rate OFF	$R_L$ = 6.6 $\Omega,$ $V_{in}$ = 0 to 10 V, $V_{DD}$ = 13.8 V, $I_D$ = 2.0 A, 50% to 70% $V_{DD}$	$\mathrm{dV}_{\mathrm{DS}}/\mathrm{dT}_{\mathrm{off}}$	-	27	_	V/μs
SELF PROTECTION CHARAC	CTERISTICS (Note 4)					
Current Limit	$ \begin{array}{l} V_{DS} = 10 \; V, \; V_{GS} = 5.0 \; V, \; T_J = 25^\circ C \; (\text{Note 5}) \\ V_{DS} = 10 \; V, \; V_{GS} = 5.0 \; V, \; T_J = 150^\circ C \; (\text{Notes 5}, 6) \\ V_{DS} = 10 \; V, \; V_{GS} = 10 \; V, \; T_J = 25^\circ C \; (\text{Notes 5}) \end{array} $	I <sub>LIM</sub>	5.0 3.5 6.5	7.0 4.5 8.5	9.5 6.0 10.5	A
Temperature Limit (Turn-off)	V <sub>GS</sub> = 5.0 V (Note 6)	T <sub>LIM(off)</sub>	150	180	200	°C
Thermal Hysteresis	V <sub>GS</sub> = 5.0 V	$\Delta T_{LIM(on)}$	-	10	-	°C
Temperature Limit (Turn-off)	V <sub>GS</sub> = 10 V (Note 6)	T <sub>LIM(off)</sub>	150	180	200	°C
Thermal Hysteresis	V <sub>GS</sub> = 10 V	$\Delta T_{LIM(on)}$	-	20	-	°C
Input Current during Thermal Fault		I <sub>g(fault)</sub>		5.9 12.3	-	mA
SD ELECTRICAL CHARACT	ERISTICS					
Electro Statio Discharge Can		ESD		1	1	L

Elec	tro-Static Discharge Capability	ESD				V	
	Human Body Model (HBM)		6000	-	-	l I	
	Machine Model (MM)		500	-	-		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2%. 4. Fault conditions are viewed as beyond the normal operating range of the part.

5. Current limit measured at 380  $\mu$ s after gate pulse. 6. Not subject to production test.

#### **TYPICAL PERFORMANCE CURVES**





Figure 7. Transfer Characteristics

Figure 6. On-state Output Characteristics

#### **TYPICAL PERFORMANCE CURVES**








Figure 10. Normalized R<sub>DS(on)</sub> vs. Temperature







25°C, V<sub>GS</sub> = 5 V

 $150^{\circ}C, V_{GS} = 5 V$ 

 $150^{\circ}C, V_{GS} = 10 V$ 

 $100^{\circ}C, V_{GS} = 5 V$ 

100°C, V<sub>GS</sub> = 10 V

Figure 11. Current Limit vs. Gate-Source Voltage

V<sub>GS</sub> (V)





Figure 13. Drain-to-Source Leakage Current


#### **TYPICAL PERFORMANCE CURVES**




10


5

2000





#### **TYPICAL PERFORMANCE CURVES**



PULSE TIME (sec)

0.1

1

10

100

1000

0.01

0.000001 0.00001

0.0001

0.001

Figure 22. Transient Thermal Resistance – DPAK Version

#### TEST CIRCUITS AND WAVEFORMS




Figure 23. Resistive Load Switching Test Circuit




Figure 24. Resistive Load Switching Waveforms

#### TEST CIRCUITS AND WAVEFORMS





Figure 25. Inductive Load Switching Test Circuit





#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NCV8406ASTT1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NCV8406ASTT3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NCV8406ADTRKG	DPAK (Pb-Free)	2500 / Tape & Reel
NCV8406BDTRKG	DPAK (Pb–Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





SCALE 1:1



1

SIDE VIEW

DETAIL A

A1

SOT-223 (TO-261) CASE 318E-04 **ISSUE R** 


FRONT VIEW

DATE 02 OCT 2018

NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS D & E DO NOT INCLUDE MOLD з. FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- AI IS DEFINED AS THE VERTICAL DISTANCE 5. FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- POSITIONAL TOLERANCE APPLIES TO 6. DIMENSIONS & AND &1.

	MI	LLIMETE	RS
DIM	MIN.	NDM.	MAX.
A	1.50	1.63	1.75
A1	0.02	0.06	0.10
b	0.60	0.75	0.89
b1	2.90	3.06	3.20
с	0.24	0.29	0.35
D	6.30	6.50	6.70
E	3.30	3.50	3.70
e		5.30 B2C	;
L	0.20		
L1	1.50	1.75	2.00
He	6.70	7.00	7.30
θ	0*		10°



DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2
ON Semiconductor and image trademarks of Semiconductor Components Industries LLC day ON Semiconductor or its subsidiaries in the United States and/or other countries			

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

#### SOT-223 (TO-261) CASE 318E-04 ISSUE R

#### DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	Style 9: Pin 1. Input 2. Ground 3. Logic 4. Ground	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

### GENERIC MARKING DIAGRAM\*




- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B Electronic versions are uncontrolled except when accessed directly from the Documer Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red		
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.			

© Semiconductor Components Industries, LLC, 2018





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolle		
STATUS:		accessed directly from the Document versions are uncontrolled except		
NEW STANDARD:	REF TO JEDEC TO-252	"CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOUNT		PAGE 1 OF 2	

 $\left(\frac{\text{mm}}{\text{inches}}\right)$ 


SCALE 3:1

#### DATE 21 JUL 2015

- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL
- NOT EXCEED 0.006 INCHES PER SIDE. 5. DIMENSIONS D AND E ARE DETERMINED AT THE

OPTIC	DNAL MO	OLD FEA	TURE.	
	INCHES		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90	REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

# **MARKING DIAGRAM\***



XXXXXX	= Device Code
A	= Assembly Location
L	= Wafer Lot
Y	= Year
WW	= Work Week
G	= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part





PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
А	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAM-BALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

ON Semiconductor and with application or use of any product or circuit, and specifically disclaims any and all liability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be robided in scilluct data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters such the solution of the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the BSCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death application is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative