

# Si515

2.5х3.2мм

# VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 100 kHz to 250 MHz

#### **Features**

- Supports any frequency from 100 kHz to 250 MHz
- Low-jitter operation
- Short lead times: <2 weeks
- AT-cut fundamental mode crystal ensures high reliability/low aging Pb-free/RoHS-compliant
- High power supply noise rejection
- 1% control voltage linearity
- Available CMOS, LVPECL, LVDS, and HCSL outputs

#### Applications

- SONET/SDH/OTN
- PON
- Low Jitter PLLs
- **xDSL**

#### Description

 Optional integrated 1:2 CMOS fanout buffer

- 3.3 and 2.5 V supply options
- Industry-standard 5x7, 3.2x5, and 2.5x3.2 mm packages

  - Selectable Kv (60, 90, 120, 150 ppm/V)
- Broadcast video
- Telecom
- Switches/routers
- **FPGA/ASIC** clock generation

The Si515 VCXO utilizes Silicon Laboratories' advanced PLL technology to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional VCXO where a different crystal is required for each output frequency, the Si515 uses one fixed crystal and Silicon Labs' proprietary synthesizer to generate any frequency across this range. This IC-based approach allows the crystal resonator to provide enhanced reliability, improved mechanical robustness, and excellent stability. In addition, this solution provides superior control voltage linearity and supply noise rejection, improving PLL stability and simplifying low jitter PLL design in noisy environments. The Si515 is factory-configurable for a wide variety of user specifications, including frequency, supply voltage, output format, tuning slope and stability. Specific configurations are factory-programmed at time of shipment, eliminating long lead times and non-recurring engineering charges associated with custom frequency oscillators.

#### **Functional Block Diagram**





5х7мм, 3.2х5мм

# TABLE OF CONTENTS

# <u>Section</u>

# <u>Page</u>

1. Electrical Specifications	
•	
3. Pin Descriptions	
3.1. Dual CMOS Buffer	3
4. Ordering Information1	4
5. Package Outline Diagram: 5 x 7 mm, 6-pin1	5
6. PCB Land Pattern: 5 x 7 mm, 6-pin1	6
7. Package Outline Diagram: 3.2 x 5.0 mm, 6-pin	7
8. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin1	
9. Package Outline Diagram: 2.5 x 3.2 mm, 6-pin1	9
10. PCB Land Pattern: 2.5 x 3.2 mm, 6-pin	
11. Top Marking	
11.1. Si515 Top Marking	2
11.2. Top Marking Explanation	
Document Change List	



# 1. Electrical Specifications

## Table 1. Recommended Operating Conditions

 $V_{DD}$  = 2.5 or 3.3 V ±10%,  $T_{A}$  = –40 to +85  $^{\rm o}C$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage		3.3 V option	2.97	3.3	3.63	V
	V <sub>DD</sub>	2.5 V option	2.25	2.5	2.75	V
Supply Current		CMOS, 100 MHz, single-ended	_	24	29	mA
		LVDS (output enabled)	_	22	26	mA
	I <sub>DD</sub>	LVPECL (output enabled)	_	42	46	mA
		HCSL (output enabled)	_	44	47	mA
		Tristate (output disabled)	_		22	mA
OE "1" Setting	V <sub>IH</sub>	See Note	0.80 x V <sub>DD</sub>		_	V
OE "0" Setting	V <sub>IL</sub>	See Note	_		0.20 x V <sub>DD</sub>	V
OE Internal Pull-Up/ Pull-Down Resistor <sup>*</sup>	R <sub>I</sub>		_	45	_	kΩ
Operating Temperature	T <sub>A</sub>		-40	—	85	°C
*Note: Active high and active down. See ordering inf		•	gh uses internal	pull-up. Ac	tive low uses int	ernal pull-



#### Table 2. Vc Control Voltage Input

 $V_{DD}$  = 2.5 or 3.3 V ±10%,  $T_{A}$  = –40 to +85  $^{\rm o}C$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Control Voltage Range	V <sub>C</sub>		0.1 x V <sub>DD</sub>	V <sub>DD</sub> /2	$0.9 \times V_{DD}$	V
Control Voltage Tuning Slope (10 to 90% V <sub>DD</sub> )	Kv	Positive slope, ordering option	60, 90, 120, 150			ppm/V
Kv Variation	Kv_var				±10	%
Control Voltage Linearity	L <sub>VC</sub>	BSL	-5	±1	+5	%
Modulation Bandwidth	BW		_	10		kHz
Vc Input Impedance	Z <sub>VC</sub>		_	100	—	kΩ

#### **Table 3. Output Clock Frequency Characteristics**

 $V_{DD}$  = 2.5 or 3.3 V ±10%, T<sub>A</sub> = -40 to +85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Nominal Frequency	F <sub>O</sub>	CMOS, Dual CMOS	0.1		212.5	MHz
	F <sub>O</sub>	LVDS/LVPECL/HCSL	0.1	_	250	MHz
Temperature Stability	S <sub>T</sub>	T <sub>A</sub> = -40 to +85 <sup>o</sup> C	-20	_	+20	ppm
Aging	A	Frequency drift over 10 year life	_	_	±8.5	ppm
Minimum Absolute Pull Range	APR	Ordering option	±30, ±50,±80, ±100		ppm	
Startup Time	Τ <sub>SU</sub>	Minimum $V_{DD}$ to output frequency (F <sub>O</sub> ) within specification			10	ms
Disable Time	Τ <sub>D</sub>	$F_{O} \ge 10 \text{ MHz}$	_		5	μs
		F <sub>O</sub> < 10 MHz			40	μs
Enable Time	Τ <sub>Ε</sub>	$F_{O} \ge 10 \text{ MHz}$	_	_	20	μs
		F <sub>O</sub> < 10 MHz			60	μs



# Table 4. Output Clock Levels and Symmetry $V_{DD}$ = 2.5 or 3.3 V ±10%, $T_A$ = -40 to +85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
CMOS Output Logic High	V <sub>OH</sub>		$0.85 \times V_{DD}$	_	_	V
CMOS Output Logic Low	V <sub>OL</sub>		—	_	0.15 x V <sub>DD</sub>	V
CMOS Output Logic High		3.3 V	-8	_	—	mA
Drive	I <sub>ОН</sub>	2.5 V	-6		_	mA
CMOS Output Logic Low	Le.	3.3 V	8	_	—	mA
Drive	I <sub>OL</sub>	2.5 V	6	_	—	mA
CMOS Output Rise/Fall Time (20 to 80% V <sub>DD</sub> )	т /т	0.1 to 125 MHz, C <sub>L</sub> = 15 pF	_	0.8	1.2	ns
	T <sub>R</sub> /T <sub>F</sub>	0.1 to 212.5 MHz, C <sub>L</sub> = no load	_	0.6	0.9	ns
LVPECL/HCSL Output Rise/Fall Time (20 to 80% V <sub>DD</sub> )	T <sub>R</sub> /T <sub>F</sub>		_	_	565	ps
LVDS Output Rise/Fall Time (20 to 80% V <sub>DD</sub> )	T <sub>R</sub> /T <sub>F</sub>		_	_	800	ps
LVPECL Output Common Mode	V <sub>OC</sub>	50 $\Omega$ to V <sub>DD</sub> – 2 V, single-ended	_	V <sub>DD</sub> – 1.4 V	_	V
LVPECL Output Swing	Vo	50 $\Omega$ to V <sub>DD</sub> – 2 V, single-ended	0.55	0.8	0.90	V <sub>PPSE</sub>
LVDS Output Common Mode	V <sub>OC</sub>	100 Ω line-line, V <sub>DD</sub> = 3.3/2.5 V	1.13	1.23	1.33	V
LVDS Output Swing	Vo	Single-ended 100 $\Omega$ differential termination	0.25	0.38	0.42	V <sub>PPSE</sub>
HCSL Output Common Mode	V <sub>OC</sub>	50 $\Omega$ to ground	0.35	0.38	0.42	V
HCSL Output Swing	Vo	Single-ended	0.58	0.73	0.85	V <sub>PPSE</sub>
Duty Cycle	DC		48	50	52	%



#### Table 5. Output Clock Jitter and Phase Noise (LVPECL)

 $V_{DD}$  = 2.5 or 3.3 V ±10%,  $T_{A}$  = –40 to +85  $^{\rm o}C;$  Output Format = LVPECL

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Period Jitter (RMS)	J <sub>PRMS</sub>	10 k samples <sup>1</sup>	_	_	1.3	ps
Period Jitter (PK-PK)	J <sub>PPKPK</sub>	10 k samples <sup>1</sup>	_	_	11	ps
Phase Jitter (RMS)	(a	12 kHz to 20 MHz <sup>2</sup> (brickwall)	_	0.9	1.3	ps
	φJ	1.875 MHz to 20 MHz <sup>2</sup> (brickwall)	_	0.25	0.5	ps
Phase Noise, 155.52 MHz		100 Hz offset	_	-71	_	dBc/Hz
		1 kHz offset	_	-93	_	dBc/Hz
	φΝ	10 kHz offset	_	-113		dBc/Hz
		100 kHz offset	_	-124		dBc/Hz
		1 MHz offset	_	-136	_	dBc/Hz
Additive RMS Jitter Due to		100 kHz sinusoidal noise	_	4.0		ps
External Power Supply Noise <sup>3</sup>		200 kHz sinusoidal noise	_	3.5		ps
	J <sub>PSRR</sub>	500 kHz sinusoidal noise	_	3.5		ps
		1 MHz sinusoidal noise	_	3.5		ps
Spurious Performance	SPR	F <sub>O</sub> = 156.25 MHz, Offset > 10 kHz		-75		dBc
Notes:		1		1	1	1

1. Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5, 250 MHz.

2. Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5, 250 MHz.

3. 156.25 MHz. Increase in jitter on output clock due to spurs introduced by sinewave noise added to VDD (100 mV<sub>PP</sub>).



#### Table 6. Output Clock Jitter and Phase Noise (LVDS)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Period Jitter (RMS)	JPRMS	10k samples <sup>1</sup>		_	2.1	ps
Period Jitter (Pk-Pk)	JPPKPK	10k samples <sup>1</sup>		_	18	ps
Phase Jitter (RMS)	φJ	1.875 MHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)	_	0.25	0.55	ps
		12 kHz to 20 MHz integration band- width <sup>2</sup> (brickwall)	_	0.8	1.1	ps
Phase Noise, 156.25 MHz	· • •	100 Hz	_	-72	—	dBc/Hz
50.25 MIHZ		1 kHz		-93		dBc/Hz
		10 kHz	_	-114		dBc/Hz
		100 kHz	_	-123		dBc/Hz
		1 MHz		-136		dBc/Hz
Spurious	SPR	LVPECL output, 156.25 MHz, offset>10 kHz		-75		dBc

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_{A}$  = –40 to +85  $^{o}\text{C};$  Output Format = LVDS

2. Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 and 250 MHz.



#### Table 7. Output Clock Jitter and Phase Noise (HCSL)

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_{A}$  = –40 to +85  $^{\rm o}C;$  Output Format = HCSL

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Period Jitter (RMS)	JPRMS	10k samples <sup>*</sup>		_	1.2	ps
Period Jitter (Pk-Pk)	JPPKPK	10k samples <sup>*</sup>	_	_	11	ps
Phase Jitter φJ (RMS)	φJ	1.875 MHz to 20 MHz integration bandwidth <sup>*</sup> (brickwall)		0.25	0.30	ps
		12 kHz to 20 MHz integration band- width <sup>*</sup> (brickwall)		0.8	1.0	ps
Phase Noise, 156.25 MHz	φN	100 Hz	_	-75	—	dBc/Hz
150.25 MHZ		1 kHz	—	-98	—	dBc/Hz
		10 kHz	_	-117	_	dBc/Hz
		100 kHz		-127		dBc/Hz
		1 MHz		-136		dBc/Hz
Spurious	SPR	LVPECL output, 156.25 MHz, offset>10 kHz		-75		dBc
*Note: Applies to a	n output freque	ency of 100 MHz.	1	1	1	J



#### Table 8. Output Clock Jitter and Phase Noise (CMOS, Dual CMOS)

Symbol	Test Condition	Min	Тур	Max	Unit
φJ	1.875 MHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)	_	0.25	0.35	ps
	12 kHz to 20 MHz integration band- width <sup>2</sup> (brickwall)	_	0.8	1.1	ps
φN	100 Hz	_	-71		dBc/Hz
	1 kHz		-93		dBc/Hz
	10 kHz		-113	_	dBc/Hz
	100 kHz		-123	_	dBc/Hz
	1 MHz		-136	_	dBc/Hz
SPR	LVPECL output, 156.25 MHz, offset>10 kHz	_	-75	_	dBc
	φJ φN	φJ1.875 MHz to 20 MHz integration bandwidth² (brickwall)12 kHz to 20 MHz integration band- width² (brickwall)φN100 Hz100 Hz1 kHz10 kHz100 kHz100 kHz1 MHzSPRLVPECL output, 156.25 MHz,	φJ         1.875 MHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)         —           12 kHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)         —         —           φN         100 Hz         —           10 kHz         —         —           100 kHz         —         —      100 kHz         —         —	φJ         1.875 MHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)         —         0.25           12 kHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)         —         0.8           φN         100 Hz         —         -71           1 kHz         —         -93         -113           10 kHz         —         -113         -123           100 kHz         —         -123         -136           SPR         LVPECL output, 156.25 MHz,         —         -75	φJ         1.875 MHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)          0.25         0.35           12 kHz to 20 MHz integration band- width <sup>2</sup> (brickwall)          0.8         1.1           φN         100 Hz          -71            10 kHz          -93            100 kHz          -113            100 kHz          -123            100 kHz          -136            SPR         LVPECL output, 156.25 MHz,          -75

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%, T<sub>A</sub> = -40 to +85 °C; Output Format = CMOS, Dual CMOS

**1.** Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 MHz.

2. Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 MHz.

#### Table 9. Environmental Compliance and Package Information

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Contact Pads	Gold over Nickel



#### Table 10. Thermal Characteristics

Parameter	Symbol	Test Condition	Value	Unit
CLCC, Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still air	110	°C/W
2.5x3.2mm, Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still air	164	°C/W

## Table 11. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Unit
Maximum Operating Temperature	T <sub>AMAX</sub>	85	°C
Storage Temperature	Τ <sub>S</sub>	-55 to +125	°C
Supply Voltage	V <sub>DD</sub>	-0.5 to +3.8	V
Input Voltage (any input pin)	VI	–0.5 to V <sub>DD</sub> + 0.3	V
ESD Sensitivity (HBM, per JESD22-A114)	HBM	2	kV
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>	260	°C
Soldering Temperature Time at T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup>	Τ <sub>Ρ</sub>	20–40	sec

Notes:

1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020E.



## 2. Solder Reflow and Rework Requirements for 2.5x3.2 mm Packages

Reflow of Silicon Labs' components should be done in a manner consistent with the IPC/JEDEC J-STD-20E standard. The temperature of the package is not to exceed the classification Temperature provided in the standard. The part should not be within -5°C of the classification or peak reflow temperature (T<sub>PEAK</sub>) for longer than 30 seconds. Key to maintaining the integrity of the component is providing uniform heating and cooling of the part during reflow and rework. Uniform heating is achieved through having a preheat soak and controlling the temperature ramps in the process. J-STD-20E provides minimum and maximum temperatures and times for the preheat/Soak step that need to be followed, even for rework. The entire assembly area should be heated during rework. Hot air should be flowed from both the bottom of the board and the top of the component. <u>Heating from the top only will cause un-even heating of component and can lead to part integrity issues.</u> Temperature Ramp-up rate are not to exceed 3°C/second. Temperature ramp-down rates from peak to final temperature are not to exceed 6°C/second. Time from 25°C to peak temperature is not to exceed 8 min for Pb-free solders.



## 3. Pin Descriptions



#### Table 12. Si515 Pin Descriptions (CMOS)

Pin	Name	CMOS Function
1	V <sub>C</sub>	Control Voltage Input.
2	OE	Output Enable. Internal pull-up for OE active high. Pull- down for OE active low. See ordering information.
3	GND	Electrical and Case Ground.
4	CLK	Clock Output.
5	NC	No connect. Make no external connection to this pin.
6	V <sub>DD</sub>	Power Supply Voltage.

## Table 13. Si515 Pin Descriptions (LVPECL/LVDS/HCSL/Dual CMOS)

Pin	Name	LVPECL/LVDS/HCSL/Dual CMOS Function
1	V <sub>C</sub>	Control Voltage Input.
2	OE	Output Enable. Internal pull-up for OE active high. Pull- down for OE active low. See ordering information.
3	GND	Electrical and Case Ground.
4	CLK+	Clock Output.
5	CLK–	Complementary Clock Output.
6	V <sub>DD</sub>	Power Supply Voltage.



## 3.1. Dual CMOS Buffer

Dual CMOS output format ordering options support either complementary or in-phase output signals. This feature enables replacement of multiple VCXOs with a single Si515 device.



Figure 1. Integrated 1:2 CMOS Buffer Supports Complementary or In-Phase Outputs



## 4. Ordering Information

The Si515 supports a variety of options including frequency, stability, tuning slope, output format, and  $V_{DD}$ . Specific device configurations are programmed into the Si515 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web browser-based part number configuration utility to simplify this process. To access this tool refer to www.silabs.com/oscillators and click "Customize" in the product table. The Si515 VCXO series is supplied in industry-standard, RoHS compliant, lead-free, 2.5 x 3.2 mm, 3.2 x 5.0 mm, and 5 x 7 mm packages. Tape and reel packaging is an ordering option.



#### Figure 2. Part Number Convention

Example ordering part number: 515BBB212M500BAGR.

The series prefix, 515, indicates the device is a single frequency VCXO.

The 1st option code B specifies the output format is LVDS and powered from a 3.3 V supply. The stability and APR code B indicates a temperature stability of  $\pm 20$  ppm with a tuning slope of  $\pm 120$  ppm/V. The 3rd option code B specifies the OE pin is active low.

The frequency code is 212M500. Per this convention, and as indicated by the part number lookup utility at www.silabs.com/VCXOpartnumber, the output frequency is 212.5 MHz. The package code B refers to the 3.2 x 5 mm footprint with six pins. The last A refers to the product revision, G indicates the temperature range (-40 to +85 °C), and R specifies the device ships in tape and reel format.

Note: CMOS and Dual CMOS maximum frequency is 212.5 MHz.



## 5. Package Outline Diagram: 5 x 7 mm, 6-pin

Figure 3 illustrates the package details for the Si515. Table 14 lists the values for the dimensions shown in the illustration.



## Figure 3. Si515 Outline Diagram

Table 14	4. Package Diagr	am Dimensions	(mm)
ension	Min	Nom	Ма

Dimension	Min	Nom	Мах	
A	1.50	1.65	1.80	
b	1.30	1.40	1.50	
С	0.50	0.60	0.70	
D		5.00 BSC.	1	
D1	4.30	4.40	4.50	
е		2.54 BSC.	l	
E		7.00 BSC.		
E1	6.10	6.20	6.30	
Н	0.55	0.65	0.75	
L	1.17	1.27	1.37	
L1	0.05	0.10	0.15	
р	1.80	_	2.60	
R		0.7 REF.	l	
aaa		0.15		
bbb		0.15		
CCC	0.10			
ddd	0.10			
eee	0.05			
<ul> <li>Notes:</li> <li>1. All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.</li> </ul>				



## 6. PCB Land Pattern: 5 x 7 mm, 6-pin

Figure 4 illustrates the 5 x 7 mm PCB land pattern for the Si515. Table 15 lists the values for the dimensions shown in the illustration.



Figure 4. Si515 PCB Land Pattern

Table 15.	PCB Land	Pattern	Dimensions	(mm)
				····/

Dimension	(mm)	
C1	4.20	
E	5.08	
X1	1.55	
Y1	1.95	
<ol> <li>Dimensioning and Tolerancing is</li> <li>This Land Pattern Design is base</li> <li>All dimensions shown are at Max</li> </ol>	imeters (mm) unless otherwise noted. per the ANSI Y14.5M-1994 specification. ed on the IPC-7351 guidelines. ximum Material Condition (MMC). Least Material Condition Fabrication Allowance of 0.05 mm.	
	der mask defined (NSMD). Clearance between the solder 60 μm minimum, all the way around the pad.	

#### **Stencil Design**

- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1.

#### **Card Assembly**

- 9. A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 7. Package Outline Diagram: 3.2 x 5.0 mm, 6-pin

Figure 5 illustrates the package details for the  $3.2 \times 5 \text{ mm}$  Si515. Table 16 lists the values for the dimensions shown in the illustration.



#### Figure 5. Si515 Outline Diagram

Table 16.	Package	Diagram	Dimensions	(mm)
				(/

Dimension	Min	Nom	Max
А	1.06	1.17	1.33
b	0.54	0.64	0.74
С	0.35	0.45	0.55
D		3.20 BSC	
D1	2.55	2.60	2.65
е		1.27 BSC	
E		5.00 BSC	
E1	4.35	4.40	4.45
Н	0.45	0.55	0.65
L	0.80	0.90	1.00
L1	0.05	0.10	0.15
р	1.17	1.27	1.37
R		0.32 REF	
aaa		0.15	
bbb		0.15	
CCC		0.10	
ddd		0.10	
eee		0.05	
	sions shown are in millim ning and Tolerancing per	neters (mm) unless otherwise • ANSI Y14.5M-1994.	noted.



## 8. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin

Figure 6 illustrates the recommended 3.2 x 5 mm PCB land pattern for the Si515. Table 17 lists the values for the dimensions shown in the illustration.



Figure 6. Si515 PCB Land Pattern

Table 17. PCB Land Pattern	Dimensions (mm)
----------------------------	-----------------

Dimension	(mm)
C1	2.60
E	1.27
X1	0.80
Y1	1.70

Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- **2.** Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### Solder Mask Design

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad.

#### Stencil Design

- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1.

#### **Card Assembly**

- 9. A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 9. Package Outline Diagram: 2.5 x 3.2 mm, 6-pin

Figure 7 illustrates the package details for the  $2.5 \times 3.2 \text{ mm}$  Si515. Table 18 lists the values for the dimensions shown in the illustration.







Dimension	Min	Nom	Max	
А		_	1.1	
A1		0.26 REF		
A2		0.7 REF		
W	0.65	0.7	0.75	
D		3.20 BSC		
е		1.25 BSC		
E	2.50 BSC			
М	0.30 BSC			
L	0.45	0.5	0.55	
D1	2.5 BSC			
E1	1.65 BSC			
SE	0.825 BSC			
aaa	0.1			
bbb	0.2			
ddd	0.08			

Table 18. Package Diagram Dimensions (mm)

All dimensions shown are in millimeters (mm) unless otherwise noted.
 Dimensioning and Tolerancing per ANSI Y14.5M-1994.



# 10. PCB Land Pattern: 2.5 x 3.2 mm, 6-pin

Figure 8 illustrates the  $2.5 \times 3.2 \text{ mm}$  PCB land pattern for the Si515. Table 19 lists the values for the dimensions shown in the illustration.



## Figure 8. Si515 Recommended PCB Land Pattern

Table 19. PCB Land Pattern Dimensions (r	nm)

	Dimension	(mm)		
	C1	1.9		
E		2.50		
X1		0.70		
Y1		1.05		
Notes Gen	-			
4.	<ol> <li>All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.</li> <li>This Land Pattern Design is based on the IPC-7351 guidelines.</li> <li>Solder Mask Design</li> </ol>			
	All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad. <b>ncil Design</b>			
7. 8.	<ol> <li>A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.</li> <li>The stencil thickness should be 0.125 mm (5 mils).</li> <li>The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.</li> <li>Card Assembly</li> </ol>			
	A No-Clean, Type-3 solder paste is recommended. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.			



## 11. Top Marking

Use the part number configuration utility located at: www.silabs.com/VCXOPartNumber to cross-reference the mark code to a specific device configuration.

#### 11.1. Si515 Top Marking



#### 11.2. Top Marking Explanation

Mark Method:	Laser	Laser	
Line 1 Marking:	5 = Si515 CCCCC = Mark Code	5CCCCC	
Line 2 Marking:	TTTTTT = Assembly Manufacturing Code	ТТТТТТ	
Line 3 Marking:	Pin 1 indicator.	Circle with 0.5 mm diameter; left-justified	
	YY = Year. WW = Work week. Characters correspond to the year and work week of package assembly.	YYWW	



# **REVISION HISTORY**

## **Revision 1.2**

June, 2018

• Changed "Trays" to "Coil Tape" in Ordering Guide.

## **Revision 1.1**

December, 2017

Added 2.5 x 3.2 mm package.

#### **Revision 1.0**

- Updated Table 1 on page 3.
  - Updates to supply current typical and maximum values for CMOS, LVDS, LVPECL and HCSL.
  - CMOS frequency test condition corrected to 100 MHz.
  - Updates to OE VIH minimum and VIL maximum values.
- Updated Table 3 on page 4.
  - Dual CMOS nominal frequency maximum added.
  - Disable time maximum values updated.
  - Enable time parameter added.
- Updated Table 4 on page 5.
  - CMOS output rise / fall time typical and maximum values updated.
  - LVPECL/HCSL output rise / fall time maximum value updated.
  - LVPECL output swing maximum value updated.
  - LVDS output common mode typical and maximum values updated.
  - HCSL output swing maximum value updated.
  - Duty cycle minimum and maximum values tightened to 48/52%.
- Updated Table 5 on page 6.
  - Phase jitter test condition, typical and maximum value updated.
  - Phase noise typical values updated.
  - Additive RMS jitter due to external power supply noise typical values updated.
- Added Tables 6, 7, 8 for LVDS, HCSL, CMOS and Dual CMOS operations.
- Added note to Figure 2 clarifying CMOS and Dual CMOS maximum frequency.
- Updated Figure 5 outline diagram to correct pinout.
- Updated "11. Top Marking" section and moved to page 22.





#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific attribution personal injury or death. Silicon Labs products are not designed or authorized to be used within any FDA Class III devices, applications. Silicon Labs products shall have no failing personal injury or death. Silicon Labs product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized ro chercical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, Ogecko®, Gecko OS, Gecko OS, Gecko OS, Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

## http://www.silabs.com