3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only +3.3 V and ground are required. The small outline 8–lead SOIC package makes the EPT21 ideal for applications which require the translation of a clock or data signal.

The V_{BB} output allows this EPT21 to be cap coupled in either single–ended or differential input mode. When single–ended cap coupled, V_{BB} output is tied to the \overline{D} input and D is driven for a non–inverting buffer, or V_{BB} output is tied to the D input and \overline{D} is driven for an inverting buffer. When cap coupled differentially, V_{BB} output is connected through a resistor to each input pin. If used, the V_{BB} pin should be bypassed to V_{CC} via a 0.01 μF capacitor. For additional information see AND8020/D. For a single–ended direct connection use an external voltage reference source such as a resistor divider. Do not use V_{BB} for a single–ended direct connection or port to another device.

Features

- 1.4 ns Typical Propagation Delay
- Maximum Frequency > 275 MHz Typical
- LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs
- 24 mA TTL outputs
- Operating Range: $V_{CC} = 3.0 \text{ V}$ to 3.6 V with GND = 0 V
- The 100 Series Contains Temperature Compensation
- V_{BB} Output
- These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS*



SO-8 D SUFFIX CASE 751





TSSOP-8 DT SUFFIX CASE 948R





1

DFN8 MN SUFFIX CASE 506AA



A = Assembly Location

L = Wafer Lot

Y = Year

W = Work Week

M = Date Code

■ = Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.




Figure 1. Logic Diagram and 8-Lead Pinout (Top View)

Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
|-----------------|--|
| Q | LVTTL/LVCMOS Output |
| D*, <u>D</u> * | Differential LVPECL/LVDS/CML Input |
| V _{CC} | Positive Supply |
| V_{BB} | Output Reference Voltage |
| GND | Ground |
| NC | No Connect |
| EP | (DFN8 only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open. |

^{*} Pin will default to 1/2 of V_{CC} when left open.

Table 2. ATTRIBUTES

| Characteristic | Value | |
|--|---|-------------------------------|
| Internal Input Pulldown Resistor | D | 50 kΩ |
| Internal Input Pulldown Resistor | D | 50 kΩ |
| Internal Input Pullup Resistor | D, \overline{D} | 50 kΩ |
| ESD Protection | Human Body Model Machine Model Charged Device Model | > 1.5 kV > 100 V > 2 kV |
| Moisture Sensitivity, Indefinite Time Ou | Level 1 Level 3 Level 1 | |
| Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | | 81 Devices |
| Meets or exceeds JEDEC Spec EIA/JE | ESD78 IC Latchup Test | |

^{1.} For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|-------------------|--|---|--------------------|-------------|--------------|
| V _{CC} | PECL Power Supply | GND = 0 V | | 3.8 | V |
| V _{IN} | PECL Input Voltage | GND = 0 V | $V_I \leq V_{CC}$ | 0 to 3.8 | V |
| I _{BB} | V _{BB} Sink/Source | | | ± 0.5 | mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | SO-8 SO-8 | 190 130 | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | Standard Board | SO-8 | 41 to 44 | °C/W |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | TSSOP-8 TSSOP-8 | 185 140 | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | Standard Board | TSSOP-8 | 41 to 44 | °C/W |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | DFN8 DFN8 | 129 84 | °C/W °C/W |
| T _{sol} | Wave Solder Pb Pb-Free | < 2 to 3 sec @ 248°C <2 to 3 sec @ 260°C | | 265 265 | °C |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | (Note 2) | DFN8 | 35 to 40 | °C/W |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. PECL INPUT DC CHARACTERISTICS V_{CC} = 3.3 V, GND = 0.0 V (Note 3)

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------|--|------|-------|------|------|------|------|------|------|------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| V _{IH} | Input HIGH Voltage (Single-Ended) | 2075 | | 2420 | 2075 | | 2420 | 2075 | | 2420 | mV |
| V _{IL} | Input LOW Voltage (Single-Ended) | 1355 | | 1675 | 1355 | | 1675 | 1355 | | 1675 | mV |
| V_{BB} | Output Voltage Reference | 1775 | 1875 | 1975 | 1775 | 1875 | 1975 | 1775 | 1875 | 1975 | mV |
| V _{IHCMR} | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4) | 1.2 | | 3.3 | 1.2 | | 3.3 | 1.2 | | 3.3 | V |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | -150 | | | -150 | | | -150 | | | μΑ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

^{2.} JEDEC standard multilayer board - 2S2P (2 signal, 2 power)

^{3.} Input parameters vary 1:1 with V_{CC}.

V_{IHCMR} min varies 1:1 with GND, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 5. LVTTL/LVCMOS OUTPUT DC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$, GND = 0.0 V, $T_A = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$

| Symbol | Characteristic | Condition | Min | Тур | Max | Unit |
|------------------|------------------------------|----------------------------|------|-----|-----|------|
| V _{OH} | Output HIGH Voltage | $I_{OH} = -3.0 \text{ mA}$ | 2.4 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 24 mA | | | 0.5 | V |
| I _{CCH} | Power Supply Current | Outputs set to HIGH | 5 | 17 | 25 | mA |
| I _{CCL} | Power Supply Current | Outputs set to LOW | 8 | 21 | 30 | mA |
| los | Output Short Circuit Current | | -130 | | -80 | mA |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 6. AC CHARACTERISTICS V_{CC} = 3.0 V to 3.6 V, GND = 0.0 V (Note 5)

| | | | | -40°C | | | 25°C | | | 85°C | | |
|--|---|------|-------------|--------------|--------------|-------------|--------------|--------------|-------------|--------------|--------------|------|
| Symbol | Characteristic | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{max} | Maximum Frequency (Figure 2) | | 275 | 350 | | 275 | 350 | | 275 | 350 | | MHz |
| t _{PLH} , t _{PHL} | Propagation Delay to Output Differential | | 800 1200 | 1400 1400 | 2050 1800 | 800 1200 | 1400 1400 | 2250 1800 | 900 1100 | 1600 1300 | 2950 1900 | ps |
| t _{SKEW} | Duty Cycle Skew (Note 6) | | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | % |
| t _{SKPP} | Part-to-Part Skew (Note 6) | | | | 500 | | | 500 | | | 500 | ps |
| t _{JITTER} | Random Clock Jitter (RMS) | | | 3.5 | 5 | | 3.5 | 5 | | 3.5 | 5 | ps |
| V _{PP} | Input Voltage Swing (Differential Configuration) | | 150 | 800 | 1200 | 150 | 800 | 1200 | 150 | 800 | 1200 | mV |
| t _r t _f | Output Rise/Fall Times (0.8V - 2.0V) | Q, Q | 250 | 600 | 900 | 250 | 600 | 900 | 250 | 600 | 900 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Measured with a 750 mV 50% duty-cycle clock source. R_L = 500 Ω to GND and C_L = 20 pF to GND. Refer to Figure 3.
- 6. Skews are measured between outputs under identical transitions. Duty cycle skew is measured between differential outputs using the deviations of the sum Tpw- and Tpw+.




Figure 2. F_{max}




Figure 3. TTL Output Loading Used For Device Evaluation

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-----------------|----------------------|-----------------------|
| MC100EPT21DG | SOIC-8 (Pb-Free) | 98 Units / Rail |
| MC100EPT21DR2G | SOIC-8 (Pb-Free) | 2500 / Tape & Reel |
| MC100EPT21DTG | TSSOP-8 (Pb-Free) | 100 Units / Rail |
| MC100EPT21DTR2G | TSSOP-8 (Pb-Free) | 2500 / Tape & Reel |
| MC100EPT21MNR4G | DFN8 (Pb-Free) | 1000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AK**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
 751-01 THRU 751-06 ARE OBSOLETE. NEW
 STANDARD IS 751-07.

| | MILLIN | IETERS | INC | HES |
|-----|--------|--------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.80 | 5.00 | 0.189 | 0.197 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 | 7 BSC | 0.05 | 0 BSC |
| Н | 0.10 | 0.25 | 0.004 | 0.010 |
| 7 | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| М | 0 ° | 8 ° | 0 ° | 8 ° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

SOLDERING FOOTPRINT*





 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 6:1

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-8 **DT SUFFIX** CASE 948R-02 **ISSUE A**





-W-

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
 PROTRUSIONS OR GATE BURRS. MOLD FLASH
 OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- (J.000) FEN SIJE.

 1. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
- PER SIDE.


 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W-.

| | MILLIN | IETERS | INC | HES |
|-----|--------|--------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 2.90 | 3.10 | 0.114 | 0.122 |
| В | 2.90 | 3.10 | 0.114 | 0.122 |
| С | 0.80 | 1.10 | 0.031 | 0.043 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.40 | 0.70 | 0.016 | 0.028 |
| G | 0.65 | BSC | 0.026 | BSC |
| K | 0.25 | 0.40 | 0.010 | 0.016 |
| L | 4.90 | BSC | 0.193 | BSC |
| M | 0° | 6 ° | 0° | 6° |

PACKAGE DIMENSIONS

DFN8 2x2, 0.5P CASE 506AA **ISSUE E**



8X L

E2

ax b

Ф


0.05 С NOTE 3

0.10 | C | A | B

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994 . CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED
 TERMINAL AND IS MEASURED BETWEEN
 0.15 AND 0.20 MM FROM TERMINAL TIP.
 COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

| | MILLIMETERS | | | | |
|-----|-------------|------|--|--|--|
| DIM | MIN | MAX | | | |
| Α | 0.80 | 1.00 | | | |
| A1 | 0.00 | 0.05 | | | |
| A3 | 0.20 | REF | | | |
| b | 0.20 | 0.30 | | | |
| D | 2.00 | BSC | | | |
| D2 | 1.10 | 1.30 | | | |
| E | 2.00 | BSC | | | |
| E2 | 0.70 | 0.90 | | | |
| е | 0.50 BSC | | | | |
| K | 0.30 REF | | | | |
| L | 0.25 | 0.35 | | | |
| L1 | | 0.10 | | | |

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and



ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC)

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, one semiconductor and are registered traderinats of semiconductor Components mustures. Let (ScillLC) solicities with the copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surviced implant into the policy or other applications intended for surviced implant into the policy or other applications when the failure of the SCILLC product could create a situation when surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

DETAIL A

e/2

е

- D2 →

т) і і і і

BOTTOM VIEW

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

MC100EPT21DG MC100EPT21DR2G MC100EPT21DTG MC100EPT21DTR2G MC100EPT21MNR4G