
# LOW-POWER MULTIPLE RS-232 DRIVERS/RECEIVERS

SLLS256F - DECEMBER 1996 - REVISED NOVEMBER 2001

- Single-Chip RS-232 Interface for IBM™ **PC-Compatible Serial Port**
- Designed to Transmit and Receive 4-µs Pulses (Equivalent to 256 kbit/s)
- Standby Power Is Less Than 750 µW Maximum
- Wide Supply-Voltage Range . . . 4.75 V to 15 V
- **Driver Output Slew Rates Are Internally** Controlled to 30 V/µs Maximum
- **RS-232 Bus-Pin ESD Protection Exceeds:** - 15 kV, Human-Body Model
- Receiver Input Hysteresis . . . 1000 mV Typical
- Three Drivers and Five Receivers Meet or Exceed the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Complements the SN75LP196
- One Receiver Remains Active During WAKE-UP Mode (100 μA Maximum)
- **Matches Flow-Through Pinout of** Industry-Standard SN75185, SN75C185, and **SN75LP185, With Additional Control Pins**
- **Package Options Include Plastic Shrink** Small-Outline (DB), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (NT) DIPs

# DB, DW, NT, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

# description

The SN75LPE185 is a low-power bipolar device containing three drivers and five receivers, with 15-kV ESD protection on the bus pins, with respect to each other. Bus pins are defined as those pins that tie directly to the serial-port connector, including GND. The pinout matches the flow-through design of the industry-standard SN75185, SN75C185, and SN75LP185, with the addition of four pins for control signals. The flow-through pinout of the device allows easy interconnection of the universal asynchronous receiver/transmitter (UART) and serial-port connector of the IBM™ PC compatibles. The SN75LPE185 provides a rugged, low-cost solution for this function, with the combination of bipolar processing and 15-kV ESD protection.

The SN75LPE185 has an internal slew-rate control to provide a maximum rate of change in the output signal of 30 V/ $\mu$ s. The driver output swing is clamped at  $\pm 6$  V to enable the higher data rates associated with this device and to reduce EMI emissions. Although the driver outputs are clamped, the outputs can handle voltages up to ±15 V without damage.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IBM is a trademark of International Business Machines Corporation.



SLLS256F - DECEMBER 1996 - REVISED NOVEMBER 2001

## description (continued)

The device has flexible control options for power management when the serial port is inactive. A common disable for all of the drivers and receivers is provided with the active-low enable  $(\overline{EN})$  input. The mode-control (MODE) input selects between the STANDBY and WAKE-UP modes. With a low-level input on MODE and a high-level input on  $\overline{EN}$ , one receiver remains active, while the remaining drivers and receivers are disabled to implement the WAKE-UP mode. With a high-level input on both MODE and  $\overline{EN}$ , all drivers and receivers are disabled to implement the STANDBY mode. The outputs of the drivers are in the high-impedance state when the device is powered off. To ensure the outputs of the receivers are in a known output level (as listed in the Application Information section of this data sheet) when the device is powered off, in STANDBY mode, or in WAKE-UP mode, external pullup/pulldown circuitry must be provided. All the logic inputs accept 3.3-V or 5-V input signals.

The SN75LPE185 complies with the requirements of TIA/EIA-232-F and ITU v.28 standards. These standards are for data interchange between a host computer and peripheral at signaling rates up to 20 kbit/s. The switching speeds of the SN75LPE185 support rates up to 256 kbit/s.

The SN75LPE185 is characterized for operation from 0°C to 70°C.

#### **AVAILABLE OPTIONS**

		PACKAGED DEVICES					
	TA	PLASTIC SHRINK SMALL OUTLINE (DB)	PLASTIC SMALL OUTLINE (DW)	PLASTIC THIN SHRINK SMALL OUTLINE (PW)	PLASTIC DIP (NT)		
ĺ	0°C to 70°C	SN75LPE185DBR	SN75LPE185DW	SN75LPE185PWR	SN75LPE185NT		

The DB and PW packages are only available taped and reeled. The DW package is also available taped and reeled. Add the suffix R to device type (e.g., SN75LPE185DWR).

### **Function Tables**

#### **DRIVERS**

INPUT DA	ENABLE EN	OUTPUT DY
Х	Н	Z
Н	L	L
L	L	Н
Open	L	L
Н	Open	L
L	Open	Н

H = high level, L = low level,

X = irrelevant, Z = high impedance (off)




# **Function Tables (Continued)**

## **RECEIVERS**

INPUTS		ENABLE INPUTS		OUTPUTS		
RA1-RA4	RA5	EN	MODE	RY1-RY4	RY5	
Н	Н	L	Х	L	L	
L	L	L	Χ	Н	Н	
Х	Н	Н	L	Z	L	
Х	L	Н	L	Z	Н	
Х	X	Н	Н	Z	Z	
Open	Open	L	Χ	Н	Н	
Н	Н	L	Open	L	L	
L	L	L	Open	Н	Н	
Х	Н	Н	Open	Z	L	
Х	L	Н	Open	Z	Н	
Н	Н	Open	Χ	L	L	
L	L	Open	Χ	Н	Н	

H = high level, L = low level, X = irrelevant, Z = high impedance (off)

# functional logic diagram (positive logic)





SLLS256F - DECEMBER 1996 - REVISED NOVEMBER 2001

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Positive supply voltage range: V <sub>CC</sub> (see Note 1)	–0.5 V to 7 V
V <sub>DD</sub> (see Note 1)	
Negative supply voltage range, V <sub>SS</sub> (see Note 1)	
Receiver input voltage range, V <sub>I</sub> (RA)	–30 V to 30 V
Driver input voltage range, V <sub>I</sub> (DA, <del>EN</del> , MODE)	$-0.5$ V to V <sub>CC</sub> + 0.4 V
Receiver output voltage range, V <sub>O</sub> (RY)	–0.5 V to 6 V
Driver output voltage range, V <sub>O</sub> (DY)	–15 V to 15 V
Electrostatic discharge, bus pins: Human-body model (see Note 2)	Class 3: 15 kV
Machine model (see Note 2)	Class 3: 500 V
Electrostatic discharge, all pins: Human-body model (see Note 2)	Class 3: 5 kV
Machine model (see Note 2)	Class 3: 200 V
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package	63°C/W
(see Note 3): DW package	46°C/W
(see Note 4): NT package	67°C/W
(see Note 3): PW package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal unless otherwise noted.

- 2. Per MIL-STD-883 Method 3015.7
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-3.

# recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage (see Note 5)		4.75	5	5.25	V
$V_{DD}$	Supply voltage		9	12	15	V
Vss	Supply voltage		-9	-12	-15	V
$V_{IH}$	5 1 5	DA, EN, MODE	2			V
$V_{IL}$	Low-level input voltage	DA, EN, MODE			0.8	V
٧ <sub>I</sub>	Receiver input voltage range	RA	-25		25	V
ЮН	High-level output current	RY			-1	mA
loL	Low-level output current	RY			2	mA
TA	Operating free-air temperature		0		70	°C

NOTE 5: VCC cannot be greater than VDD.



SLLS256F - DECEMBER 1996 - REVISED NOVEMBER 2001

# supply currents over the recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		No load,	$V_{DD} = 9 \text{ V}, V_{SS} = -9 \text{ V}, \overline{EN} \text{ at GND},$ See Note 6			1000	
Icc	Supply current for V <sub>CC</sub>	All inputs at	$V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V}, \overline{EN} \text{ at GND}$			1000	μΑ
		minimum V <sub>OH</sub> or maximum V <sub>OL</sub>	EN, MODE at V <sub>CC</sub>			650	
			EN at V <sub>CC</sub> , MODE at GND			700	
	No load,		$V_{DD} = 9 \text{ V}, V_{SS} = -9 \text{ V}, \overline{EN} \text{ at GND},$ See Note 6			800	
I <sub>DD</sub>	Supply current for VDD	All inputs at minimum V <sub>OH</sub> or maximum V <sub>OL</sub>	$V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V}, \overline{EN} \text{ at GND}$			800	μΑ
			EN, MODE at V <sub>CC</sub>			20	
			EN at V <sub>CC</sub> , MODE at GND			20	
		No load,	$V_{DD} = 9 \text{ V}, V_{SS} = -9 \text{ V}, \overline{EN} \text{ at GND},$ See Note 6			-625	
ISS	Supply current for VSS	All inputs at minimum VOH or maximum VOI	$V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V}, \overline{EN} \text{ at GND}$			-625	μΑ
			EN, MODE at V <sub>CC</sub>			-50	
			EN at V <sub>CC</sub> , MODE at GND			<del>-</del> 50	

NOTE 6: Minimum RS-232 driver output voltages are not attained with ±5-V supplies.

# driver electrical characteristics over the recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V	High-level d output voltage	$V_1 = 0.8 \text{ V}, R_1 = 3 \text{ k}\Omega,$	$V_{DD} = 9 \text{ V}, V_{SS} = -9 \text{ V}, \overline{EN} \text{ at GND},$ See Note 6	5	5.8	6.6	V
VOH		See Figure 1	$\frac{V_{DD}}{EN}$ = 12 V, $V_{SS}$ = -12 V, EN at GND, See Note 7	5	5.8	6.6	٧
Va	Low-level output voltage	V <sub>I</sub> = 2 V, R <sub>L</sub> = 3 K,	$V_{DD} = 9 \text{ V}, V_{SS} = -9 \text{ V}, \overline{EN} \text{ at GND},$ See Note 6	-5	-5.8	-6.9	· v
VOL		See Figure 1	$\frac{V_{DD}}{EN}$ = 12 V, $V_{SS}$ = -12 V, $EN$ at GND, See Note 7	-5	-5.8	-6.9	
lΗ	High-level input current	V <sub>I</sub> at V <sub>CC</sub>				1	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND				-1	μΑ
loz	High-impedance output current	V <sub>CC</sub> = 5 V, V <sub>DD</sub> = 12 V, V	$SS = -12 \text{ V}, -5 \text{ V} \le \text{V}_0 \le 5 \text{ V}$			±100	μΑ
los(H)	Short-circuit high-level output current	$V_O = GND \text{ or } V_{SS},$	See Figure 2 and Note 8		-30	<b>–</b> 55	mA
l <sub>OS(L)</sub>	Short-circuit low-level output current	$V_O = GND \text{ or } V_{SS}$	See Figure 2 and Note 8		30	55	mA
r <sub>O</sub>	Output resistance	$V_{DD} = V_{SS} = V_{CC} = 0,$	V <sub>O</sub> = 2 V	300			Ω

NOTES: 6. Minimum RS-232 driver output voltages are not attained with ±5-V supplies.



<sup>7.</sup> Maximum output swing is limited to ±5.5 V to enable the higher data rates associated with this device and to reduce EMI emissions.

<sup>8.</sup> Not more than one output should be shorted at one time.

SLLS256F – DECEMBER 1996 – REVISED NOVEMBER 2001

# driver switching characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C <sub>L</sub> = 15 pF, See Figure 1	300	800	1600	ns	
tPLH	Propagation delay time, low- to high-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C <sub>L</sub> = 15 pF, See Figure 1	300	800	1600	ns	
tPZL	Driver output-enable time to low-level output	$R_L$ = 3 kΩ to 7 kΩ, $C_L$ = 15 pF	STANDBY or WAKE-UP modes, See Figures 1 and 6 and Note 7		50	100	μs	
<sup>t</sup> PZH	Driver output-enable time to high-level output	$R_L$ = 3 kΩ to 7 kΩ, $C_L$ = 15 pF	STANDBY or WAKE-UP modes, See Figures 1 and 6 and Note 7		50	100	μs	
tPLZ	Driver output-disable time from low-level output	$R_L$ = 3 kΩ to 7 kΩ, $C_L$ = 15 pF	STANDBY or WAKE-UP modes, See Figures 1 and 6 and Note 7		50	100	μs	
tPHZ	Driver output-disable time from high-level output	$R_L$ = 3 kΩ to 7 kΩ, $C_L$ = 15 pF	STANDBY or WAKE-UP modes, See Figures 1 and 6 and Note 7		50	100	μs	
			Using 10%-to-90% transition region, Driver speed = 250 kbit/s, C <sub>L</sub> = 15 pF	375		2240		
<u>.</u>	Transition time, low- to high-level output		V <sub>CC</sub> = 5 V, V <sub>DD</sub> = 12 V, V <sub>SS</sub> = -12 V,	Using ±3-V transition region, Driver speed = 250 kbit/s, C <sub>L</sub> = 15 pF	200		1500	ns
tTLH		$R_L = 3 \text{ k}\Omega$ to 7 k $\Omega$ , See Figure 1 and Note 7	Using ±2-V transition region, Driver speed = 250 kbit/s, C <sub>L</sub> = 15 pF	133		1000	113	
			Using ±3-V transition region, Driver speed = 125 kbit/s, C <sub>L</sub> = 2500 pF			2750		
			Using 10%-to-90% transition region, Driver speed = 250 kbit/s, C <sub>L</sub> = 15 pF	375		2240		
<b>_</b>	Transition time,	$V_{CC} = 5 \text{ V},$ $V_{DD} = 12 \text{ V},$	Using ±3-V transition region, Driver speed = 250 kbit/s, C <sub>L</sub> = 15 pF	200		1500		
tTHL	high- to low-level output	$V_{SS} = -12 \text{ V},$ $R_L = 3 \text{ k}\Omega \text{ to 7 k}\Omega,$ See Figure 1 and Note 7	Using ±2-V transition region, Driver speed = 250 kbit/s, C <sub>L</sub> = 15 pF	133		1000	ns	
			Using ±3-V transition region, Driver speed = 125 kbit/s, C <sub>L</sub> = 2500 pF			2750		
SR	Output slew rate	$\begin{split} &V_{CC}=5\text{ V,}\\ &V_{DD}=12\text{ V,}\\ &V_{SS}=-12\text{ V,}\\ &R_L=3k\Omega\text{ to }7k\Omega,\\ &C_L=15\text{ pF,}\\ &\text{See Note }7 \end{split}$	Using ±3-V transition region, Driver speed = 0 to 250 kbit/s	4	20	30	V/μs	

NOTE 7: Maximum output swing is limited to ±5.5 V to enable the higher data rates associated with this device and to reduce EMI emissions.



SLLS256F - DECEMBER 1996 - REVISED NOVEMBER 2001

# receiver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	See Figure 3		1.6	2	2.55	V
V <sub>IT</sub> –	Negative-going input threshold voltage	See Figure 3		0.6	1	1.45	V
V <sub>HYS</sub>	Input hysteresis, $V_{IT+} - V_{IT-}$	See Figure 3		600	1100		mV
Vон	High-level output voltage	$I_{OH} = -1 \text{ mA}$		2.5	3.9		V
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.33	0.5	V
1	High-level input current	V <sub>I</sub> = 3 V		0.43	0.6	1	mΑ
lιΗ	righ-level input current	V <sub>I</sub> = 25 V		3.6	5.1	8.3	IIIA
1	Low-level input current	V <sub>I</sub> = −3 V		-0.43	-0.6	-1	mA
lIL.	Low-level input current	V <sub>I</sub> = -25 V		-3.6	-5.1	-8.3	IIIA
los(H)	Short-circuit high-level output current	$V_{O} = 0$ ,	See Figure 5 and Note 8			-20	mA
los(L)	Short-circuit low-level output current	$V_O = V_{CC}$	See Figure 5 and Note 8			20	mA
loz	High-impedance output current	V <sub>CC</sub> = 0 or 5 V,	$0.3~V \leq V_O \leq V_{CC}$			±100	μΑ
R <sub>IN</sub>	Input resistance	$V_I = \pm 3 \text{ V to } \pm 25 \text{ V}$		3	5	7	kΩ

NOTE 8: Not more than one output should be shorted at one time.

# receiver switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PHL</sub>	Propagation delay time, high- to low-level output			400	900	ns
<sup>t</sup> PLH	Propagation delay time, low- to high-level output			400	900	ns
tTLH	Transition time low- to high-level output			200	500	ns
tTHL	Transition time high- to low-level output			200	400	ns
tSK(P)	Pulse skew  tpLH - tpHL	STANDBY mode		200	425	ns
tPZL	Receiver output-enable time to low-level output	$C_L = 50 \text{ pF},$		50	100	μs
<sup>t</sup> PZH	Receiver output-enable time to high-level output	See Figures 4 and 7		50	100	μs
<sup>t</sup> PLZ	Receiver output-disable time from low-level output			50	100	μs
<sup>t</sup> PHZ	Receiver output-disable time from high-level output			50	100	μs
<sup>t</sup> PHL	Propagation delay time, high- to low-level output (WAKE-UP mode)			500	1500	ns
tPLH	Propagation delay time, low- to high-level output (WAKE-UP mode)			500	1500	ns

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: For C<sub>L</sub> < 1000 pF:  $t_W$  = 4  $\mu$ s, PRR = 250 kbit/s, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f$  =  $t_f$  < 50 ns. For C<sub>L</sub> = 2500 pF:  $t_W$  = 8  $\mu$ s, PRR = 125 kbit/s, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f$  =  $t_f$  < 50 ns.

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 1. Driver Parameter Test Circuit and Waveform




Figure 2. Driver IOS Test





Figure 3. Receiver VIT Test



NOTES: A. The pulse generator has the following characteristics:  $t_W$  = 4  $\mu$ s, PRR = 250 kbit/s,  $Z_O$  = 50  $\Omega$ ,  $t_f$  =  $t_f$  < 50 ns.

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Receiver Parameter Test Circuit and Waveform



#### PARAMETER MEASUREMENT INFORMATION





Figure 5. Receiver IOS Test



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ ,  $t_f = t_f < 50 \text{ ns}$ .
- D. The outputs are measured one at a time with one transition per measurement.

Figure 6. Driver 3-State Parameter Load Circuit and Voltage Waveforms


#### PARAMETER MEASUREMENT INFORMATION

S1

Open

4 V

GND



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ ,  $t_f = t_f < 50 \text{ ns}$ .
- D. The outputs are measured one at a time with one transition per measurement.

Figure 7. Receiver 3-State Parameter Load Circuit and Voltage Waveforms



## **APPLICATION INFORMATION**

# receiver output states

RECEIVER KNOWN OUTPUT STATES DURING POWER-DOWN, STANDBY, OR WAKE-UP MODES						
RECEIVER NUMBER SIGNAL NAME RECEIVER OUTPU						
RY1	DCD	High				
RY2	DSR	High				
RY3	RX	Low				
RY4	CTS	High				
RY5	RI	High				

# fault protection during power down

Diodes placed in series with the  $V_{DD}$  and  $V_{SS}$  leads protect the SN75LPE185 in the fault condition, in which the device outputs are shorted to  $\pm 15$  V and the power supplies are at low voltage and provide low-impedance paths to ground.




Figure 8. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F

SLLS256F - DECEMBER 1996 - REVISED NOVEMBER 2001

#### APPLICATION INFORMATION

### **WAKE-UP** mode

While in the WAKE-UP mode, all the drivers and receivers of the SN75LPE185 device are in the high-impedance state, except for receiver 5, which can be used as a ring indicator function. In this mode, the current drawn from the power supplies is low, to conserve power.

In today's PCs, board designers are becoming more concerned about power consumption. The flexibility of the SN75LPE185 during WAKE-UP mode allows the designer to operate the device at auxiliary power-supply voltages below specified levels. The SN75LPE185 functions properly during WAKE-UP mode, using the following power-supply conditions:

- (a)  $V_{CC} = 4.75 \text{ V}$ ,  $V_{DD} = 9 \text{ V}$ , and  $V_{SS} = -9 \text{ V}$  (data-sheet specifications)
- (b)  $V_{CC} = 5 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$ , and  $V_{SS} = -5 \text{ V}$
- (c)  $V_{CC} = 5 \text{ V}$ ,  $V_{DD} = \text{open}$ , and  $V_{SS} = \text{open}$
- (d)  $V_{CC} = 5 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$ , and  $V_{SS}$  is shorted to the most negative supply.

Condition (a) describes the minimum supply voltages necessary for the device to comply fully to specifications.

Conditions (b) and (d) describe the condition where a –5-V supply is not available during auxiliary power. In this case, V<sub>SS</sub> must be shorted to the most negative supply (i.e., GND or a voltage source close to, but below GND).

Condition (c) states V<sub>DD</sub> and V<sub>SS</sub> power supplies can be shut off.

In all cases, GND is understood to be 0 V, and the power-supply voltages should never exceed the absolute maximum ratings.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265