



**HIGH-SPEED 2.5V  
512/256/128K X 18  
SYNCHRONOUS  
DUAL-PORT STATIC RAM  
WITH 3.3V OR 2.5V INTERFACE**

**IDT70T3339/19/99S**


**LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018**

### Features:

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed data access
  - Commercial: 3.4 (200MHz)/3.6ns (166MHz)/4.2ns (133MHz)(max.)
  - Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- Interrupt and Collision Detection Flags
- Full synchronous operation on both ports
  - 5ns cycle time, 200MHz operation (14Gbps bandwidth)
  - Fast 3.4ns clock to data out
  - Data input, address, byte enable and control registers

- 1.5ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 200MHz
- Self-timed write allows fast cycle time
- Separate byte controls for multiplexed bus and bus matching compatibility
- Dual Cycle Deselect (DCD) for Pipelined Output Mode
- 2.5V ( $\pm 100$ mV) power supply for core
- LVTTL compatible, selectable 3.3V ( $\pm 150$ mV) or 2.5V ( $\pm 100$ mV) power supply for I/Os and control signals on each port
- Industrial temperature range (-40°C to +85°C) is available at 166MHz and 133MHz
- Available in a 256-pin Ball Grid Array (BGA) and 208-pin fine pitch Ball Grid Array (fpBGA)
- Supports JTAG features compliant with IEEE 1149.1
- Green parts available, see ordering information

### Functional Block Diagram



#### NOTES:

- Address A18 is a NC for the IDT70T3319. Also, Addresses A18 and A17 are NC's for the IDT70T3399.
- The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.

**FEBRUARY 2018**

## Description:

The IDT70T3339/19/99 is a high-speed 512/256/128k x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70T3339/19/99 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{CE}_0$  and  $CE_1$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70T3339/19/99 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device ( $V_{DD}$ ) is at 2.5V.

Pin Configuration <sup>(3,4,5,6,9)</sup>

70T3339/19/99BC  
BC-256<sup>(8)</sup>

256-Pin BGA  
Top View<sup>(9)</sup>

A1 NC	A2 TDI	A3 NC	A4 A17L <sup>(2)</sup>	A5 A14L	A6 A11L	A7 A8L	A8 NC	A9 CE1L	A10 OE <sub>L</sub>	A11 CNTEN <sub>L</sub>	A12 A5L	A13 A2L	A14 A0L	A15 NC	A16 NC
B1 INTL	B2 NC	B3 TDO	B4 A18L <sup>(1)</sup>	B5 A15L	B6 A12L	B7 A9L	B8 UB <sub>L</sub>	B9 CE0L	B10 R/W <sub>L</sub>	B11 REPEAT <sub>L</sub>	B12 A4L	B13 A1L	B14 VDD	B15 NC	B16 NC
C1 COLL	C2 I/O9L	C3 VSS	C4 A16L	C5 A13L	C6 A10L	C7 A7L	C8 NC	C9 LB <sub>L</sub>	C10 CLKL	C11 ADS <sub>L</sub>	C12 A6L	C13 A3L	C14 OPTL	C15 NC	C16 I/O8L
D1 NC	D2 I/O9R	D3 NC	D4 PIPE/FT <sub>L</sub>	D5 VDDQL	D6 VDDQL	D7 VDDQR	D8 VDDQR	D9 VDDQL	D10 VDDQL	D11 VDDQR	D12 VDDQR	D13 VDD	D14 NC	D15 NC	D16 I/O8R
E1 I/O10R	E2 I/O10L	E3 NC	E4 VDDQL	E5 VDD	E6 VDD	E7 NC	E8 VSS	E9 VSS	E10 VSS	E11 VDD	E12 VDD	E13 VDDQR	E14 NC	E15 I/O7L	E16 I/O7R
F1 I/O11L	F2 NC	F3 I/O11R	F4 VDDQL	F5 VDD	F6 NC	F7 NC	F8 VSS	F9 VSS	F10 VSS	F11 VSS	F12 VDD	F13 VDDQR	F14 I/O6R	F15 NC	F16 I/O6L
G1 NC	G2 NC	G3 I/O12L	G4 VDDQR	G5 VSS	G6 VSS	G7 VSS	G8 VSS	G9 VSS	G10 VSS	G11 VSS	G12 VSS	G13 VDDQL	G14 I/O5L	G15 NC	G16 NC
H1 NC	H2 I/O12R	H3 NC	H4 VDDQR	H5 VSS	H6 VSS	H7 VSS	H8 VSS	H9 VSS	H10 VSS	H11 VSS	H12 VSS	H13 VDDQL	H14 NC	H15 NC	H16 I/O5R
J1 I/O13L	J2 I/O14R	J3 I/O13R	J4 VDDQL	J5 ZZR	J6 VSS	J7 VSS	J8 VSS	J9 VSS	J10 VSS	J11 VSS	J12 ZZL	J13 VDDQR	J14 I/O4R	J15 I/O3R	J16 I/O4L
K1 NC	K2 NC	K3 I/O14L	K4 VDDQL	K5 VSS	K6 VSS	K7 VSS	K8 VSS	K9 VSS	K10 VSS	K11 VSS	K12 VSS	K13 VDDQR	K14 NC	K15 NC	K16 I/O3L
L1 I/O15L	L2 NC	L3 I/O15R	L4 VDDQR	L5 VDD	L6 NC	L7 NC	L8 VSS	L9 VSS	L10 VSS	L11 VSS	L12 VDD	L13 VDDQL	L14 I/O2L	L15 NC	L16 I/O2R
M1 I/O16R	M2 I/O16L	M3 NC	M4 VDDQR	M5 VDD	M6 VDD	M7 NC	M8 VSS	M9 VSS	M10 VSS	M11 VDD	M12 VDD	M13 VDDQL	M14 I/O1R	M15 I/O1L	M16 NC
N1 NC	N2 I/O17R	N3 NC	N4 PIPE/FT <sub>R</sub>	N5 VDDQR	N6 VDDQL	N7 VDDQL	N8 VDDQL	N9 VDDQR	N10 VDDQR	N11 VDDQL	N12 VDDQL	N13 VDD	N14 NC	N15 I/O0R	N16 NC
P1 COLR	P2 I/O17L	P3 TMS	P4 A16R	P5 A13R	P6 A10R	P7 A7R	P8 NC	P9 LB <sub>R</sub>	P10 CLKR	P11 ADS <sub>R</sub>	P12 A6R	P13 A3R	P14 NC	P15 NC	P16 I/O0L
R1 INTR	R2 NC	R3 TRST	R4 A18R <sup>(1)</sup>	R5 A15R	R6 A12R	R7 A9R	R8 UB <sub>R</sub>	R9 CE0R	R10 R/W <sub>R</sub>	R11 REPEAT <sub>R</sub>	R12 A4R	R13 A1R	R14 OPTR	R15 NC	R16 NC
T1 NC	T2 TCK	T3 NC	T4 A17R <sup>(2)</sup>	T5 A14R	T6 A11R	T7 A8R	T8 NC	T9 CE1R	T10 OE <sub>R</sub>	T11 CNTEN <sub>R</sub>	T12 A5R	T13 A2R	T14 A0R	T15 NC	T16 NC

NOTES:

1. Pin is a NC for IDT70T3319 and IDT70T3399.
2. Pin is a NC for IDT70T3399.
3. All Vdd pins must be connected to 2.5V power supply.
4. All Vddo pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to Vdd (2.5V), and 2.5V if OPT pin for that port is set to Vss (0V).
5. All Vss pins must be connected to ground supply.
6. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
7. This package code is used to reference the package diagram.
8. This text does not indicate orientation of the actual part-marking.
9. Pins A15 and T15 will be VREFL and VREFR respectively for future HSTL device.

5652 drw 02d

Pin Configurations(con't)<sup>(3,4,5,6,9)</sup>

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17			
I/O <sub>9L</sub>	$\overline{INT_L}$	V <sub>ss</sub>	TDO	NC	A <sub>16L</sub>	A <sub>12L</sub>	A <sub>8L</sub>	NC	V <sub>DD</sub>	CLK <sub>L</sub>	$\overline{CNTEN}_L$	A <sub>4L</sub>	A <sub>0L</sub>	OPT <sub>L</sub>	NC	V <sub>ss</sub>			
NC	V <sub>ss</sub>	$\overline{COL_L}$	TDI	A <sub>17L</sub> <sup>(2)</sup>	A <sub>13L</sub>	A <sub>9L</sub>	NC	$\overline{CE}_0L$	V <sub>ss</sub>	$\overline{ADS}_L$	A <sub>5L</sub>	A <sub>1L</sub>	NC	V <sub>DDQR</sub>	I/O <sub>8L</sub>	NC			
V <sub>DDQL</sub>	I/O <sub>9R</sub>	V <sub>DDQR</sub>	PIPE/ $\overline{FT}_L$	A <sub>18L</sub> <sup>(1)</sup>	A <sub>14L</sub>	A <sub>10L</sub>	$\overline{UB}_L$	CE <sub>1L</sub>	V <sub>ss</sub>	R/W <sub>L</sub>	A <sub>6L</sub>	A <sub>2L</sub>	V <sub>DD</sub>	I/O <sub>8R</sub>	NC	V <sub>ss</sub>			
NC	V <sub>ss</sub>	I/O <sub>10L</sub>	NC	A <sub>15L</sub>	A <sub>11L</sub>	A <sub>7L</sub>	$\overline{LB}_L$	V <sub>DD</sub>	$\overline{OE}_L$	REPEAT <sub>L</sub>	A <sub>3L</sub>	V <sub>DD</sub>	NC	V <sub>DDQL</sub>	I/O <sub>7L</sub>	I/O <sub>7R</sub>			
I/O <sub>11L</sub>	NC	V <sub>DDQR</sub>	I/O <sub>10R</sub>	70T3339/19/99BF BF-208 <sup>(7)</sup> 208-Pin fpBGA Top View <sup>(8)</sup>												I/O <sub>6L</sub>	NC	V <sub>ss</sub>	NC
V <sub>DDQL</sub>	I/O <sub>11R</sub>	NC	V <sub>ss</sub>													V <sub>ss</sub>	I/O <sub>6R</sub>	NC	V <sub>DDQR</sub>
NC	V <sub>ss</sub>	I/O <sub>12L</sub>	NC													NC	V <sub>DDQL</sub>	I/O <sub>5L</sub>	NC
V <sub>DD</sub>	NC	V <sub>DDQR</sub>	I/O <sub>12R</sub>													V <sub>DD</sub>	NC	V <sub>ss</sub>	I/O <sub>5R</sub>
V <sub>DDQL</sub>	V <sub>DD</sub>	V <sub>ss</sub>	ZZ <sub>R</sub>													ZZ <sub>L</sub>	V <sub>DD</sub>	V <sub>ss</sub>	V <sub>DDQR</sub>
I/O <sub>14R</sub>	V <sub>ss</sub>	I/O <sub>13R</sub>	V <sub>ss</sub>													I/O <sub>3R</sub>	V <sub>DDQL</sub>	I/O <sub>4R</sub>	V <sub>ss</sub>
NC	I/O <sub>14L</sub>	V <sub>DDQR</sub>	I/O <sub>13L</sub>													NC	I/O <sub>3L</sub>	V <sub>ss</sub>	I/O <sub>4L</sub>
V <sub>DDQL</sub>	NC	I/O <sub>15R</sub>	V <sub>ss</sub>													V <sub>ss</sub>	NC	I/O <sub>2R</sub>	V <sub>DDQR</sub>
NC	V <sub>ss</sub>	NC	I/O <sub>15L</sub>													I/O <sub>1R</sub>	V <sub>DDQL</sub>	NC	I/O <sub>2L</sub>
I/O <sub>16L</sub>	I/O <sub>16L</sub>	V <sub>DDQR</sub>	$\overline{COL}_R$	TRST	A <sub>16R</sub>	A <sub>12R</sub>	A <sub>8R</sub>	NC	V <sub>DD</sub>	CLK <sub>R</sub>	$\overline{CNTEN}_R$	A <sub>4R</sub>	NC	I/O <sub>1L</sub>	V <sub>ss</sub>	NC			
V <sub>ss</sub>	NC	I/O <sub>17R</sub>	TCK	A <sub>17R</sub> <sup>(2)</sup>	A <sub>13R</sub>	A <sub>9R</sub>	NC	$\overline{CE}_0R$	V <sub>ss</sub>	$\overline{ADS}_R$	A <sub>5R</sub>	A <sub>1R</sub>	NC	V <sub>DDQL</sub>	I/O <sub>0R</sub>	V <sub>DDQR</sub>			
NC	I/O <sub>17L</sub>	V <sub>DDQL</sub>	TMS	A <sub>18R</sub> <sup>(1)</sup>	A <sub>14R</sub>	A <sub>10R</sub>	$\overline{UB}_R$	CE <sub>1R</sub>	V <sub>ss</sub>	R/W <sub>R</sub>	A <sub>6R</sub>	A <sub>2R</sub>	V <sub>ss</sub>	NC	V <sub>ss</sub>	NC			
V <sub>ss</sub>	$\overline{INT}_R$	PIPE/ $\overline{FT}_R$	NC	A <sub>15R</sub>	A <sub>11R</sub>	A <sub>7R</sub>	$\overline{LB}_R$	V <sub>DD</sub>	$\overline{OE}_R$	REPEAT <sub>R</sub>	A <sub>3R</sub>	A <sub>0R</sub>	V <sub>DD</sub>	OPT <sub>R</sub>	NC	I/O <sub>0L</sub>			

5652 drw 02c

NOTES:

1. Pin is a NC for IDT70T3319 and IDT70T3399.
2. Pin is a NC for IDT70T3399.
3. All V<sub>DD</sub> pins must be connected to 2.5V power supply.
4. All V<sub>DD</sub> pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V<sub>DD</sub> (2.5V), and 2.5V if OPT pin for that port is set to V<sub>ss</sub> (0V).
5. All V<sub>ss</sub> pins must be connected to ground supply.
6. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
7. This package code is used to reference the package diagram.
8. This text does not indicate orientation of the actual part-marking.
9. Pins B14 and R14 will be V<sub>REFL</sub> and V<sub>REFR</sub> respectively for future HSTL device.

## Pin Names

Left Port	Right Port	Names
$\overline{CE}_{0L}$ , $CE_{1L}$	$\overline{CE}_{0R}$ , $CE_{1R}$	Chip Enables (Input) <sup>(6)</sup>
$R/W_L$	$R/W_R$	Read/Write Enable (Input)
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable (Input)
$A_{0L} - A_{18L}^{(5)}$	$A_{0R} - A_{18R}^{(5)}$	Address (Input)
$I/O_{0L} - I/O_{17L}$	$I/O_{0R} - I/O_{17R}$	Data Input/Output
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock (Input)
PL/FT <sub>L</sub>	PL/FT <sub>R</sub>	Pipeline/Flow-Through (Input)
$\overline{ADS}_L$	$\overline{ADS}_R$	Address Strobe Enable (Input)
CNTEN <sub>L</sub>	CNTEN <sub>R</sub>	Counter Enable (Input)
REPEAT <sub>L</sub>	REPEAT <sub>R</sub>	Counter Repeat <sup>(3)</sup>
$\overline{UB}_L$	$\overline{UB}_R$	Upper Byte Enable ( $I/O_9 - I/O_{17}$ ) <sup>(6)</sup>
$\overline{LB}_L$	$\overline{LB}_R$	Lower Byte Enable ( $I/O_0 - I/O_8$ ) <sup>(6)</sup>
V <sub>DDQL</sub>	V <sub>DDQR</sub>	Power (I/O Bus) (3.3V or 2.5V) <sup>(1)</sup> (Input)
OPT <sub>L</sub>	OPT <sub>R</sub>	Option for selecting V <sub>DDQX</sub> <sup>(1,2)</sup> (Input)
ZZ <sub>L</sub>	ZZ <sub>R</sub>	Sleep Mode pin <sup>(4)</sup> (Input)
V <sub>DD</sub>		Power (2.5V) <sup>(1)</sup> (Input)
V <sub>SS</sub>		Ground (0V) (Input)
TDI		Test Data Input
TDI		Test Data Output
TCK		Test Logic Clock (10MHz) (Input)
TMS		Test Mode Select (Input)
TRST		Reset (Initialize TAP Controller) (Input)
$\overline{INT}_L$	$\overline{INT}_R$	Interrupt Flag (Output)
$\overline{COL}_L$	$\overline{COL}_R$	Collision Alert (Output)

5652tbl01

### NOTES:

1. V<sub>DD</sub>, OPTx, and V<sub>DDQX</sub> must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to V<sub>DD</sub> (2.5V), then that port's I/Os and controls will operate at 3.3V levels and V<sub>DDQX</sub> must be supplied at 3.3V. If OPTx is set to V<sub>SS</sub> (0V), then that port's I/Os and address controls will operate at 2.5V levels and V<sub>DDQX</sub> must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
3. When REPEATx is asserted, the counter will reset to the last valid address loaded via  $\overline{ADS}_x$ .
4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FT<sub>x</sub> and OPT<sub>x</sub> and the sleep mode pins themselves (ZZ<sub>x</sub>) are not affected during sleep mode. It is recommended that boundary scan not be operated during sleep mode.
5. Address A<sub>18x</sub> is a NC for the IDT70T3319. Also, Addresses A<sub>18x</sub> and A<sub>17x</sub> are NC's for the IDT70T3399.
6. Chip Enables and Byte Enables are double buffered when PL/FT = V<sub>IH</sub>, i.e., the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control <sup>(1,2,3,4)</sup>

<u>OE</u>	CLK	<u>CE<sub>0</sub></u>	CE <sub>1</sub>	<u>UB</u>	<u>LB</u>	R/W	ZZ	Upper Byte I/O <sub>9-17</sub>	Lower Byte I/O <sub>0-8</sub>	MODE
X	↑	H	X	X	X	X	L	High-Z	High-Z	Deselected-Power Down
X	↑	X	L	X	X	X	L	High-Z	High-Z	Deselected-Power Down
X	↑	L	H	H	H	X	L	High-Z	High-Z	Both Bytes Deselected
X	↑	L	H	H	L	L	L	High-Z	DIN	Write to Lower Byte Only
X	↑	L	H	L	H	L	L	DIN	High-Z	Write to Upper Byte Only
X	↑	L	H	L	L	L	L	DIN	DIN	Write to Both Bytes
L	↑	L	H	H	L	H	L	High-Z	DOUT	Read Lower Byte Only
L	↑	L	H	L	H	H	L	DOUT	High-Z	Read Upper Byte Only
L	↑	L	H	L	L	H	L	DOUT	DOUT	Read Both Bytes
H	↑	L	H	L	L	X	L	High-Z	High-Z	Outputs Disabled
X	X	X	X	X	X	X	H	High-Z	High-Z	Sleep Mode

5652 tbl 02

## NOTES:

1. "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.
2. ADS, CNTEN, REPEAT = X.
3. OE and ZZ are asynchronous input signals.
4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

Truth Table II—Address Counter Control <sup>(1,2)</sup>

Address	Previous Internal Address	Internal Address Used	CLK	<u>ADS</u>	<u>CNTEN</u>	<u>REPEAT</u> <sup>(6)</sup>	I/O <sup>(3)</sup>	MODE
An	X	An	↑	L <sup>(4)</sup>	X	H	D <sub>10</sub> (n)	External Address Used
X	An	An + 1	↑	H	L <sup>(5)</sup>	H	D <sub>10</sub> (n+1)	Counter Enabled—Internal Address generation
X	An + 1	An + 1	↑	H	H	H	D <sub>10</sub> (n+1)	External Address Blocked—Counter disabled (An + 1 reused)
X	X	An	↑	X	X	L <sup>(4)</sup>	D <sub>10</sub> (n)	Counter Set to last valid <u>ADS</u> load

5652 tbl 03

## NOTES:

1. "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.
2. Read and write operations are controlled by the appropriate setting of R/W, CE<sub>0</sub>, CE<sub>1</sub>, UB, LB and OE.
3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
4. ADS and REPEAT are independent of all other memory control signals including CE<sub>0</sub>, CE<sub>1</sub>, UB and LB.
5. The address counter advances if CNTEN = V<sub>IL</sub> on the rising edge of CLK, regardless of all other memory control signals including CE<sub>0</sub>, CE<sub>1</sub>, UB and LB.
6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.

## Maximum Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	V <sub>DD</sub>
Commercial	0°C to +70°C	0V	2.5V $\pm$ 100mV
Industrial	-40°C to +85°C	0V	2.5V $\pm$ 100mV

5652 tbl 04

## NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

## Recommended DC Operating Conditions with V<sub>DDQ</sub> at 2.5V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	2.4	2.5	2.6	V
V <sub>DDQ</sub>	I/O Supply Voltage <sup>(3)</sup>	2.4	2.5	2.6	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage (Address, Control & Data I/O Inputs) <sup>(3)</sup>	1.7	—	V <sub>DDQ</sub> + 100mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - JTAG	1.7	—	V <sub>DD</sub> + 100mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - ZZ, OPT, PIPE/FT	V <sub>DD</sub> - 0.2V	—	V <sub>DD</sub> + 100mV <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.7	V
V <sub>IL</sub>	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 <sup>(1)</sup>	—	0.2	V

5652 tbl 05a

## NOTES:

1. V<sub>IL</sub> (min.) = -1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
2. V<sub>IH</sub> (max.) = V<sub>DDQ</sub> + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V<sub>SS</sub>(0V), and V<sub>DDQ</sub> for that port must be supplied as indicated above.

## Recommended DC Operating Conditions with V<sub>DDQ</sub> at 3.3V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	2.4	2.5	2.6	V
V <sub>DDQ</sub>	I/O Supply Voltage <sup>(3)</sup>	3.15	3.3	3.45	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage (Address, Control & Data I/O Inputs) <sup>(3)</sup>	2.0	—	V <sub>DDQ</sub> + 150mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - JTAG	1.7	—	V <sub>DD</sub> + 100mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - ZZ, OPT, PIPE/FT	V <sub>DD</sub> - 0.2V	—	V <sub>DD</sub> + 100mV <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V
V <sub>IL</sub>	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 <sup>(1)</sup>	—	0.2	V

5652 tbl 05b

## NOTES:

1. V<sub>IL</sub> (min.) = -1.0V for pulse width less than tcyc/2, or 5ns, whichever is less.
2. V<sub>IH</sub> (max.) = V<sub>DDQ</sub> + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V<sub>DD</sub> (2.5V), and V<sub>DDQ</sub> for that port must be supplied as indicated above.

### Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
V <sub>TERM</sub> (V <sub>DD</sub> )	V <sub>DD</sub> Terminal Voltage with Respect to GND	-0.5 to 3.6	V
V <sub>TERM</sub> <sup>(2)</sup> (V <sub>DDQ</sub> )	V <sub>DDQ</sub> Terminal Voltage with Respect to GND	-0.3 to V <sub>DDQ</sub> + 0.3	V
V <sub>TERM</sub> <sup>(2)</sup> (INPUTS and I/O's)	Input and I/O Terminal Voltage with Respect to GND	-0.3 to V <sub>DDQ</sub> + 0.3	V
T <sub>BIAS</sub> <sup>(3)</sup>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>JN</sub>	Junction Temperature	+150	°C
I <sub>OUT</sub> (For V <sub>DDQ</sub> = 3.3V)	DC Output Current	50	mA
I <sub>OUT</sub> (For V <sub>DDQ</sub> = 2.5V)	DC Output Current	40	mA

5652tbl 06

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any Input or I/O pin cannot exceed V<sub>DDQ</sub> during power supply ramp up.
3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

### Capacitance<sup>(1)</sup>

(TA = +25°C, f = 1.0MHz) PQFP ONLY

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	8	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output Capacitance	V <sub>OUT</sub> = 3dV	10.5	pF

5652tbl 07

NOTES:

1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
3. C<sub>OUT</sub> also references C<sub>I/O</sub>.

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>DD</sub> = 2.5V ± 100mV)

Symbol	Parameter	Test Conditions	70T3339/19/99S		Unit
			Min.	Max.	
I <sub>L</sub>	Input Leakage Current <sup>(1)</sup>	V <sub>DDQ</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DDQ</sub>	—	10	µA
I <sub>L</sub>	JTAG & ZZ Input Leakage Current <sup>(1,2)</sup>	V <sub>DD</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DD</sub>	—	±30	µA
I <sub>O</sub>	Output Leakage Current <sup>(1,3)</sup>	CE <sub>0</sub> = V <sub>IH</sub> or CE <sub>1</sub> = V <sub>IL</sub> , V <sub>OUT</sub> = 0V to V <sub>DDQ</sub>	—	10	µA
V <sub>OL</sub> (3.3V)	Output Low Voltage <sup>(1)</sup>	I <sub>OL</sub> = +4mA, V <sub>DDQ</sub> = Min.	—	0.4	V
V <sub>OH</sub> (3.3V)	Output High Voltage <sup>(1)</sup>	I <sub>OH</sub> = -4mA, V <sub>DDQ</sub> = Min.	2.4	—	V
V <sub>OL</sub> (2.5V)	Output Low Voltage <sup>(1)</sup>	I <sub>OL</sub> = +2mA, V <sub>DDQ</sub> = Min.	—	0.4	V
V <sub>OH</sub> (2.5V)	Output High Voltage <sup>(1)</sup>	I <sub>OH</sub> = -2mA, V <sub>DDQ</sub> = Min.	2.0	—	V

5652tbl 08

NOTES:

1. V<sub>DDQ</sub> is selectable (3.3V/2.5V) via OPT pins. Refer to p.6 for details.
2. Applicable only for TMS, TDI and  $\overline{\text{TRST}}$  inputs.
3. Outputs tested in tri-state mode.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range <sup>(3)</sup>(VDD = 2.5V ± 100mV)

Symbol	Parameter	Test Condition	Version	70T3339/19/99 S200 Com'l Only <sup>(6)</sup>		70T3339/19/99 S166 Com'l & Ind <sup>(7)</sup>		70T3339/19/99 S133 Com'l & Ind		Unit	
				Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.		
IDD	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$ , Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S	375	525	320	450	260	370	mA
			IND	S	—	—	320	510	260	450	
ISB1 <sup>(6)</sup>	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $f = f_{MAX}^{(1)}$	COM'L	S	205	270	175	230	140	190	mA
			IND	S	—	—	175	275	140	235	
ISB2 <sup>(6)</sup>	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^A = V_{IL}$ and $\overline{CE}^B = V_{IH}^{(5)}$ Active Port Outputs Disabled, $f=f_{MAX}^{(1)}$	COM'L	S	300	375	250	325	200	250	mA
			IND	S	—	—	250	365	200	310	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{DDQ} - 0.2V$ , $V_{IN} \geq V_{DDQ} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0^{(2)}$	COM'L	S	5	15	5	15	5	15	mA
			IND	S	—	—	5	20	5	20	
ISB4 <sup>(6)</sup>	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^A \leq 0.2V$ and $\overline{CE}^B \geq V_{DDQ} - 0.2V^{(5)}$ $V_{IN} \geq V_{DDQ} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port, Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S	300	375	250	325	200	250	mA
			IND	S	—	—	250	365	200	310	
IZZ	Sleep Mode Current (Both Ports - TTL Level Inputs)	$ZZ_L = ZZ_R = V_{IH}$ $f=f_{MAX}^{(1)}$	COM'L	S	5	15	5	15	5	15	mA
			IND	S	—	—	5	20	5	20	

NOTES:

- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS".
- $f = 0$  means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{DD} = 2.5V$ ,  $T_A = 25^\circ C$  for Typ, and are not production tested.  $IDD_{DC}(f=0) = 15mA$  (Typ).
- $\overline{CE}_X = V_{IL}$  means  $CE_{0X} = V_{IL}$  and  $CE_{1X} = V_{IL}$   
 $\overline{CE}_X = V_{IH}$  means  $CE_{0X} = V_{IH}$  or  $CE_{1X} = V_{IL}$   
 $\overline{CE}_X \leq 0.2V$  means  $CE_{0X} \leq 0.2V$  and  $CE_{1X} \geq V_{DDQ} - 0.2V$   
 $\overline{CE}_X \geq V_{DDQ} - 0.2V$  means  $CE_{0X} \geq V_{DDQ} - 0.2V$  or  $CE_{1X} - 0.2V$   
"X" represents "L" for left port or "R" for right port.
- Isb1, Isb2 and Isb4 will all reach full standby levels (Isb3) on the appropriate port(s) if  $ZZ_L$  and/or  $ZZ_R = V_{IH}$ .
- 166MHz I-Temp is not available in the BF-208 package.
- 200MHz is not available in the BF-208 package.

5652tbl09

AC Test Conditions ( $V_{DDQ}$  - 3.3V/2.5V)

Input Pulse Levels (Address & Controls)	GND to 3.0V/GND to 2.4V
Input Pulse Levels (I/Os)	GND to 3.0V/GND to 2.4V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V/1.25V
Output Reference Levels	1.5V/1.25V
Output Load	Figures 1 and 2

5652 tbl 10





Figure 1. AC Output Test load.



5652 drw 04

AC Electrical Characteristics Over the Operating Temperature Range  
(Read and Write Cycle Timing) <sup>(2,3)</sup> (VDD = 2.5V ± 100mV, TA = 0°C to +70°C)


Symbol	Parameter	70T3339/19/99 S200 Com'l Only <sup>(5)</sup>		70T3339/19/99 S166 Com'l & Ind <sup>(4)</sup>		70T3339/19/99 S133 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tCYC1	Clock Cycle Time (Flow-Through) <sup>(1)</sup>	15	—	20	—	25	—	ns
tCYC2	Clock Cycle Time (Pipelined) <sup>(1)</sup>	5	—	6	—	7.5	—	ns
tCH1	Clock High Time (Flow-Through) <sup>(1)</sup>	6	—	8	—	10	—	ns
tCL1	Clock Low Time (Flow-Through) <sup>(1)</sup>	6	—	8	—	10	—	ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	2	—	2.4	—	3	—	ns
tCL2	Clock Low Time (Pipelined) <sup>(1)</sup>	2	—	2.4	—	3	—	ns
tSA	Address Setup Time	1.5	—	1.7	—	1.8	—	ns
tHA	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
tSC	Chip Enable Setup Time	1.5	—	1.7	—	1.8	—	ns
tHC	Chip Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
tSB	Byte Enable Setup Time	1.5	—	1.7	—	1.8	—	ns
tHB	Byte Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
tSW	R/W Setup Time	1.5	—	1.7	—	1.8	—	ns
tHW	R/W Hold Time	0.5	—	0.5	—	0.5	—	ns
tSD	Input Data Setup Time	1.5	—	1.7	—	1.8	—	ns
tHD	Input Data Hold Time	0.5	—	0.5	—	0.5	—	ns
tSAD	ADS Setup Time	1.5	—	1.7	—	1.8	—	ns
tHAD	ADS Hold Time	0.5	—	0.5	—	0.5	—	ns
tSCN	CNTEN Setup Time	1.5	—	1.7	—	1.8	—	ns
tHCN	CNTEN Hold Time	0.5	—	0.5	—	0.5	—	ns
tSRPT	REPEAT Setup Time	1.5	—	1.7	—	1.8	—	ns
tHRPT	REPEAT Hold Time	0.5	—	0.5	—	0.5	—	ns
tOE	Output Enable to Data Valid	—	4.4	—	4.4	—	4.6	ns
tOLZ <sup>(6)</sup>	Output Enable to Output Low-Z	1	—	1	—	1	—	ns
tOHZ <sup>(6)</sup>	Output Enable to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tCD1	Clock to Data Valid (Flow-Through) <sup>(1)</sup>	—	10	—	12	—	15	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(1)</sup>	—	3.4	—	3.6	—	4.2	ns
tDC	Data Output Hold After Clock High	1	—	1	—	1	—	ns
tCKHZ <sup>(6)</sup>	Clock High to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tCKLZ <sup>(6)</sup>	Clock High to Output Low-Z	1	—	1	—	1	—	ns
tINS	Interrupt Flag Set Time	—	7	—	7	—	7	ns
tINR	Interrupt Flag Reset Time	—	7	—	7	—	7	ns
tCOLS	Collision Flag Set Time	—	3.4	—	3.6	—	4.2	ns
tCOLR	Collision Flag Reset Time	—	3.4	—	3.6	—	4.2	ns
tZSC	Sleep Mode Set Cycles	2	—	2	—	2	—	cycles
tZRC	Sleep Mode Recovery Cycles	3	—	3	—	3	—	cycles
<b>Port-to-Port Delay</b>								
tCO	Clock-to-Clock Offset	4	—	5	—	6	—	ns
tOFS	Clock-to-Clock Offset for Collision Detection	Please refer to Collision Detection Timing Table on Page 20						

5652tbl11


**NOTES:**

- The Pipelined output parameters (tCYC2, tCD2) apply to either or both left and right ports when  $\overline{FT}/PIPE_X = VDD$  (2.5V). Flow-through parameters (tCYC1, tCD1) apply when  $\overline{FT}/PIPE = VSS$  (0V) for that port.
- All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ( $\overline{OE}$ ),  $\overline{FT}/PIPE$  and OPT.  $\overline{FT}/PIPE$  and OPT should be treated as DC signals, i.e. steady state during operation.
- These values are valid for either level of VDD (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.
- 166MHz I-Temp is not available in the BF-208 package.
- 200Mhz is not available in the BF-208 package.
- Guaranteed by design (not production tested).

## Timing Waveform of Read Cycle for Pipelined Operation ( $\overline{FT}/PIPE'x' = V_{IH}$ )<sup>(2)</sup>




## Timing Waveform of Read Cycle for Flow-through Output ( $\overline{FT}/PIPE''x'' = V_{IL}$ )<sup>(2,6)</sup>



### NOTES:


- $\overline{OE}$  is asynchronously controlled; all other inputs depicted in the above waveforms are synchronous to the rising clock edge.
- $\overline{ADS} = V_{IL}$ ,  $\overline{CNTEN}$  and  $\overline{REPEAT} = V_{IH}$ .
- The output is disabled (High-Impedance state) by  $\overline{CE}_0 = V_{IH}$ ,  $CE_1 = V_{IL}$ ,  $\overline{UB}$ ,  $LB = V_{IH}$  following the next rising edge of the clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- If  $\overline{UB}$ ,  $LB$  was HIGH, then the appropriate Byte of DATAOUT for  $Qn + 2$  would be disabled (High-Impedance state).
- "x" denotes Left or Right port. The diagram is with respect to that port.

## Timing Waveform of a Multi-Device Pipelined Read<sup>(1,2)</sup>



5652 drw 07


## Timing Waveform of a Multi-Device Flow-Through Read<sup>(1,2)</sup>



5652 drw 08


### NOTES:

1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70T3339/19/99 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2.  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  =  $V_{IL}$ ;  $CE1(B1)$ ,  $CE1(B2)$ ,  $R/W$ ,  $CNTEN$ , and  $REPEAT$  =  $V_{IH}$ .

Timing Waveform of Left Port Write to Pipelined Right Port Read<sup>(1,2,4)</sup>

## NOTES:


1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{OE} = V_{IL}$  for Port "B", which is being read from.  $\overline{OE} = V_{IH}$  for Port "A", which is being written to.
3. If  $tco \leq$  minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $tco + 2 \text{tcyc} + tcd2$ ). If  $tco >$  minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $tco + \text{tcyc} + tcd2$ ).
4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A".

Timing Waveform with Port-to-Port Flow-Through Read<sup>(1,2,4)</sup>

## NOTES:

1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{OE} = V_{IL}$  for the Right Port, which is being read from.  $\overline{OE} = V_{IH}$  for the Left Port, which is being written to.
3. If  $tco \leq$  minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $tco + \text{tcyc} + tcd1$ ). If  $tco >$  minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $tco + tcd1$ ).
4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".


Timing Waveform of Pipelined Read-to-Write-to-Read  
( $\overline{OE} = V_{IL}$ )<sup>(2)</sup>



NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $LB$ , and  $ADS = V_{IL}$ ;  $CE_1$ ,  $CNTEN$ , and  $REPEAT = V_{IH}$ . "NOP" is "No Operation".
3. Addresses do not have to be accessed sequentially since  $ADS = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.


Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE}$  Controlled)<sup>(2)</sup>




NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $LB$ , and  $ADS = V_{IL}$ ;  $CE_1$ ,  $CNTEN$ , and  $REPEAT = V_{IH}$ .
3. Addresses do not have to be accessed sequentially since  $ADS = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.

Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(2)</sup>





Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE}$  Controlled)<sup>(2)</sup>



NOTES:


- Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ .
- Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>


## NOTES:

1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ ,  $\overline{LB}$  =  $V_{IL}$ ;  $CE_1$ ,  $R/W$ , and  $\overline{REPEAT}$  =  $V_{IH}$ .
2. If there is no address change via  $\overline{ADS} = V_{IL}$  (loading a new address) or  $\overline{CNTEN} = V_{IL}$  (advancing the address), i.e.  $\overline{ADS} = V_{IH}$  and  $\overline{CNTEN} = V_{IH}$ , then the data output remains constant for subsequent clocks.

## Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)<sup>(1)</sup>




## Timing Waveform of Counter Repeat<sup>(2)</sup>



### NOTES:

1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{R/W}$  =  $V_{IL}$ ;  $CE_1$  and  $\overline{REPEAT}$  =  $V_{IH}$ .
2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  =  $V_{IL}$ ;  $CE_1$  =  $V_{IH}$ .
3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .
4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during  $\overline{REPEAT}$  operation. A READ or WRITE cycle may be coincidental with the counter  $\overline{REPEAT}$  cycle: Address loaded by last valid  $\overline{ADS}$  load will be accessed. Extra cycles are shown here simply for clarification. For more information on  $\overline{REPEAT}$  function refer to Truth Table II.
7.  $CNTEN = V_{IL}$  advances Internal Address from 'An' to 'An + 1'. The transition shown indicates the time required for the counter to advance. The 'An + 1' Address is written to during this cycle.

## Waveform of Interrupt Timing <sup>(2)</sup>



5652 drw 19

### NOTES:

1.  $\overline{CE}_0 = V_{IL}$  and  $CE_1 = V_{IH}$
2. All timing is the same for Left and Right ports.
3. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

## Truth Table III — Interrupt Flag <sup>(1)</sup>

Left Port					Right Port					Function
CLKL	R/WL <sup>(2)</sup>	CE <sub>L</sub> <sup>(2)</sup>	A <sub>18L-A<sub>0L</sub><sup>(3,4,5)</sup></sub>	INT <sub>L</sub>	CLKR	R/WR <sup>(2)</sup>	CER <sup>(2)</sup>	A <sub>18R-A<sub>0R</sub><sup>(3,4,5)</sup></sub>	INT <sub>R</sub>	Function
↑	L	L	7FFF	X	↑	X	X	X	L	Set Right INT <sub>R</sub> Flag
↑	X	X	X	X	↑	H	L	7FFF	H	Reset Right INT <sub>R</sub> Flag
↑	X	X	X	L	↑	L	L	7FFE	X	Set Left INT <sub>L</sub> Flag
↑	H	L	7FFE	H	↑	X	X	X	X	Reset Left INT <sub>L</sub> Flag


5652 tbt 12

### NOTES:

1. INT<sub>L</sub> and INT<sub>R</sub> must be initialized at power-up by Resetting the flags.
2.  $\overline{CE}_0 = V_{IL}$  and  $CE_1 = V_{IH}$ . R/W and CE are synchronous with respect to the clock and need valid set-up and hold times.
3. A<sub>18x</sub> is a NC for IDT70T3319, therefore Interrupt Addresses are 3FFF and 3FFE.
4. A<sub>18x</sub> and A<sub>17x</sub> are NC's for IDT70T3399, therefore Interrupt Addresses are 1FFF and 1FFE.
5. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

## Waveform of Collision Timing <sup>(1,2)</sup>

### Both Ports Writing with Left Port Clock Leading

**NOTES:**

1.  $\overline{CE}_0 = V_{IL}$ ,  $CE_1 = V_{IH}$ .
2. For reading port,  $\overline{OE}$  is a Don't care on the Collision Detection Logic. Please refer to Truth Table IV for specific cases.
3. Leading Port Output flag might output  $3t_{Cyc2} + t_{COLS}$  after Address match.
4. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

## Collision Detection Timing <sup>(3,4)</sup>

Cycle Time	t <sub>OFS</sub> (ns)	
	Region 1 (ns) <sup>(1)</sup>	Region 2 (ns) <sup>(2)</sup>
5ns	0 - 2.8	2.81 - 4.6
6ns	0 - 3.8	3.81 - 5.6
7.5ns	0 - 5.3	5.31 - 7.1

5652tbl 13

**NOTES:**

1. Region 1  
Both ports show collision after 2nd cycle for Addresses 0, 2, 4 etc.
2. Region 2  
Leading port shows collision after 3rd cycle for addresses 0, 3, 6, etc. while trailing port shows collision after 2nd cycle for addresses 0, 2, 4 etc.
3. All the production units are tested to midpoint of each region.
4. These ranges are based on characterization of a typical device.



## Truth Table IV — Collision Detection Flag

Left Port					Right Port					Function
CLKL	R/W <sub>L</sub> <sup>(1)</sup>	CE <sub>L</sub> <sup>(1)</sup>	A <sub>18L-A<sub>0L</sub></sub> <sup>(2)</sup>	COLL	CLKR	R/W <sub>R</sub> <sup>(1)</sup>	CE <sub>R</sub> <sup>(1)</sup>	A <sub>18R-A<sub>0R</sub></sub> <sup>(2)</sup>	COLR	
↑	H	L	MATCH	H	↑	H	L	MATCH	H	Both ports reading. Not a valid collision. No flag output on either port.
↑	H	L	MATCH	L	↑	L	L	MATCH	H	Left port reading, Right port writing. Valid collision, flag output on Left port.
↑	L	L	MATCH	H	↑	H	L	MATCH	L	Right port reading, Left port writing. Valid collision, flag output on Right port.
↑	L	L	MATCH	L	↑	L	L	MATCH	L	Both ports writing. Valid collision. Flag output on both ports.

5652tbl 14

**NOTES:**

1.  $\overline{CE}_0 = V_{IL}$  and  $CE_1 = V_{IH}$ . R/W and CE are synchronous with respect to the clock and need valid set-up and hold times.
2. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Timing Waveform - Entering Sleep Mode <sup>(1,2)</sup>Timing Waveform - Exiting Sleep Mode <sup>(1,2)</sup>

## NOTES:

1.  $CE_1 = V_{IH}$ .
2. All timing is same for Left and Right ports.
3.  $\overline{CE}_0$  has to be deactivated ( $\overline{CE}_0 = V_{IH}$ ) three cycles prior to asserting ZZ ( $ZZ_x = V_{IH}$ ) and held for two cycles after asserting ZZ ( $ZZ_x = V_{IH}$ ).
4.  $\overline{CE}_0$  has to be deactivated ( $\overline{CE}_0 = V_{IH}$ ) one cycle prior to de-asserting ZZ ( $ZZ_x = V_{IL}$ ) and held for three cycles after de-asserting ZZ ( $ZZ_x = V_{IL}$ ).
5. The device must be in Read Mode (R/W High) when exiting sleep mode. Outputs are active but data is not valid until the following cycle.

## Functional Description

The IDT70T3339/19/99 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse width is independent of the cycle time.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on  $\overline{CE}_0$  or a LOW on  $CE_1$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70T3339/19/99s for depth expansion configurations. Two cycles are required with  $\overline{CE}_0$  LOW and  $CE_1$  HIGH to re-activate the outputs.

## Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $INT_L$ ) is asserted when the right port writes to memory location 7FFE (HEX), where a write is defined as  $\overline{CE}_R = R/\overline{W}_R = V_{IL}$  per the Truth Table. The left port clears the interrupt through access of address location 7FFE when  $\overline{CE}_L = V_{IL}$  and  $R/W_L = V_{IH}$ . Likewise, the right port interrupt flag ( $INT_R$ ) is asserted when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag ( $INT_R$ ), the right port must read the memory location 7FFF (3FFF or 3FFE for IDT70T3319 and 1FFF or 1FFE for IDT70T3399). The message (18 bits) at 7FFF or 7FFF (3FFF or 3FFE for IDT70T3319 and 1FFF or 1FFE for IDT70T3399) is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFE and 7FFF (3FFF or 3FFE for IDT70T3319 and 1FFF or 1FFE for IDT70T3399) are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

## Collision Detection

Collision is defined as an overlap in access between the two ports resulting in the potential for either reading or writing incorrect data to a specific address. For the specific cases: (a) Both ports reading - no data is corrupted, lost, or incorrectly output, so no collision flag is output on either port. (b) One port writing, the other port reading - the end result of the write will still be valid. However, the reading port might capture data that is in a state of transition and hence the reading port's collision flag is output. (c) Both ports writing - there is a risk that the two ports will interfere with each other, and the data stored in memory will not be a valid write from either port (it may essentially be a random combination of the two). Therefore, the collision flag is output on both ports. Please refer to Truth Table IV for all of the above cases.

The alert flag ( $COL_X$ ) is asserted on the 2nd or 3rd rising clock edge of the affected port following the collision, and remains low for one cycle. Please refer to Collision Detection Timing table on page 20. During that next cycle, the internal arbitration is engaged in resetting the alert flag (this avoids a specific requirement on the part of the user to reset the alert flag). If two collisions occur on subsequent clock cycles, the second collision may not generate the appropriate alert flag. A third collision will generate the

alert flag as appropriate. In the event that a user initiates a burst access on both ports with the same starting address on both ports and one or both ports writing during each access (i.e., imposes a long string of collisions on contiguous clock cycles), the alert flag will be asserted and cleared every other cycle. Please refer to the Collision Detection Timing waveform on page 20.

Collision detection on the IDT70T3339/19/99 represents a significant advance in functionality over current sync multi-ports, which have no such capability. In addition to this functionality the IDT70T3339/19/99 sustains the key features of bandwidth and flexibility. The collision detection function is very useful in the case of bursting data, or a string of accesses made to sequential addresses, in that it indicates a problem within the burst, giving the user the option of either repeating the burst or continuing to watch the alert flag to see whether the number of collisions increases above an acceptable threshold value. Offering this function on chip also allows users to reduce their need for arbitration circuits, typically done in CPLD's or FPGA's. This reduces board space and design complexity, and gives the user more flexibility in developing a solution.

## Sleep Mode

The IDT70T3339/19/99 is equipped with an optional sleep or low power mode on both ports. The sleep mode pin on both ports is asynchronous and active high. During normal operation, the  $ZZ$  pin is pulled low. When  $ZZ$  is pulled high, the port will enter sleep mode where it will meet lowest possible power conditions. The sleep mode timing diagram shows the modes of operation: Normal Operation, No Read/Write Allowed and Sleep Mode.


For normal operation all inputs must meet setup and hold times prior to sleep and after recovering from sleep. Clocks must also meet cycle high and low times during these periods. Three cycles prior to asserting  $ZZ$  ( $ZZ_x = V_{IH}$ ) and three cycles after de-asserting  $ZZ$  ( $ZZ_x = V_{IL}$ ), the device must be disabled via the chip enable pins. If a write or read operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM cannot be guaranteed immediately after  $ZZ$  is asserted (prior to being in sleep). When exiting sleep mode, the device must be in Read mode ( $R/\overline{W}_x = V_{IH}$ ) when chip enable is asserted, and the chip enable must be valid for one full cycle before a read will result in the output of valid data.

During sleep mode the RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAM's sleep current ( $I_{zz}$ ). All outputs will remain in high-Z state while in sleep mode. All inputs are allowed to toggle. The RAM will not be selected and will not perform any reads or writes.

## Depth and Width Expansion

The IDT70T3339/19/99 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT70T3339/19/99 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.



**NOTE:**

1. A19 is for IDT70T3339, A18 is for IDT70T3319, A17 is for IDT70T3399.

## JTAG Timing Specifications



### NOTES:

1. Device inputs = All device inputs except TDI, TMS, and TRST.
2. Device outputs = All device outputs except TDO.

## JTAG AC Electrical Characteristics (1,2,3,4)

Symbol	Parameter	70T3339/19/99		
		Min.	Max.	Units
tJCYC	JTAG Clock Input Period	100	—	ns
tJCH	JTAG Clock HIGH	40	—	ns
tJCL	JTAG Clock Low	40	—	ns
tJR	JTAG Clock Rise Time	—	3 <sup>(1)</sup>	ns
tJF	JTAG Clock Fall Time	—	3 <sup>(1)</sup>	ns
tURST	JTAG Reset	50	—	ns
tURSR	JTAG Reset Recovery	50	—	ns
tJCD	JTAG Data Output	—	25	ns
tJDC	JTAG Data Output Hold	0	—	ns
tJS	JTAG Setup	15	—	ns
tJH	JTAG Hold	15	—	ns

5652tbl15

### NOTES:

1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

## Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x333 <sup>(1)</sup>	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5652 tbl 16

**NOTE:**

1. Device ID for IDT70T3319 is 0x334. Device ID for IDT70T3399 is 0x335.

## Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5652 tbl 17

## System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state except $\overline{COL}_x$ & $\overline{INT}_x$ outputs.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	0101, 0111, 1000, 1001, 1010, 1011, 1100	Several combinations are reserved. Do not use codes other than those identified above.
PRIVATE	0110,1110,1101	For internal use only.

5652 tbl 18

**NOTES:**

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and  $\overline{TRST}$ .
3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website ([www.idt.com](http://www.idt.com)), or by contacting your local IDT sales representative.

## Ordering Information

XXXX	A	999	A	A	A	A	
Device Type	Power	Speed	Package		Process/ Temperature Range		
					Blank 8		Tube or Tray Tape & Reel
					Blank I <sup>(4)</sup>		Commercial (0°C to +70°C) Industrial (-40°C to +85°C)
					G <sup>(3)</sup>		Green
					BC BF		256-pin BGA (BC-256) 208-pin fpBGA (BF-208)
					200 166 133		Commercial Only <sup>(2)</sup> Commercial & Industrial <sup>(1)</sup> Commercial & Industrial
					S		Speed in Megahertz Standard Power
					70T3339 70T3319 70T3399		9Mbit (512K x 18-bit) Synchronous Dual-Port RAM 4Mbit (256K x 18-bit) Synchronous Dual-Port RAM 2Mbit (128K x 18-bit) Synchronous Dual-Port RAM

5652 drw 25

## NOTES:

1. 166MHz I-Temp is not available in the BF-208 package.
2. 200MHz is not available in the BF-208 package.
3. Green parts available. For specific speeds, packages and powers contact your local sales office.
4. Contact your local sales office for industrial temp range for other speeds, packages and powers.

LEAD FINISH(SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

## IDT Clock Solution for IDT70T3339/19/99 Dual-Port

IDT Dual-Port Part Number	Dual-Port I/O Specifications		Clock Specifications				IDT PLL Clock Device	IDT Non-PLL Clock Device
	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance		
70T3339/19/99	2.5	LVTTL	8pF	40%	200	75ps	5T2010	5T9010 5T905, 5T9050 5T907, 5T9070

5652 tbl 19

## Datasheet Document History

01/20/03: Initial Datasheet

04/25/03: Page 11 Added Capacitance Derating drawing  
Page 12 Changed  $t_{HIS}$  and  $t_{HNR}$  specs in AC Electrical Characteristics table

11/11/03: Page 10 Updated power numbers in DC Electrical Characteristics table  
Page 12 Added  $t_{OFs}$  symbol and parameter to AC Electrical Characteristics table  
Page 21 Updated Collision Timing waveform  
Page 22 Added Collision Detection Timing table and footnotes  
Page 26 Updated HIGHZ function in System Interface Parameters table  
Page 27 Added IDT Clock Solution table

04/08/04: Page 22 & 23 Clarified Sleep Mode Text and Waveforms  
Page 1 & 28 Removed Preliminary status  
Page 6 Added another sentence to footnote 4 to recommend that boundary scan not be operated during sleep mode

02/07/06: Page 1 Added green availability to features  
Page 7 Changed footnote 2 for Truth Table I from  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{REPEAT} = V_{IH}$  to  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{REPEAT} = X$   
Page 27 Added green indicator to ordering information

07/28/08: Page 10 Corrected a typo in the DC Chars table footnotes

01/19/09: Page 28 Removed "IDT" from orderable part number

04/20/10: Removed the DD 144-pin TQFP (DD-144) Thin Quad Flatpack per PDN: F-08-01

06/10/15: Page 3 & 4 Removed the date from all of the pin configurations BC256 & BF208  
Page 26 Added T&R indicator and industrial temp footnote to Ordering Information

02/08/18: Product Discontinuation Notice - PDN# SP-17-02  
Last time buy expires June 15, 2018



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

*for SALES:*  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
408-284-2794  
[DualPortHelp@idt.com](mailto:DualPortHelp@idt.com)

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

70T3339S200BCG 70T3319S166BFG8 70T3319S166BF8 70T3399S166BC8 70T3319S166BC8  
70T3339S166BC8 70T3339S166BF8 70T3319S133BFGI8 70T3319S133BFI8 70T3399S133BFI8 70T3319S166BC  
70T3319S166BF 70T3399S166BC 70T3339S166BC 70T3339S166BF 70T3319S166BFG 70T3399S133BFI  
70T3319S133BFI 70T3339S133BFI 70T3339S133BCI8 70T3339S133BCI 70T3339S133BFI8 70T3339S200BC  
70T3399S200BC 70T3319S200BC 70T3319S133BFGI 70T3319S133BC 70T3399S133BC 70T3319S133BF  
70T3339S133BF 70T3339S133BC 70T3399S200BC8 70T3319S200BC8 70T3339S200BC8 70T3339S133BFGI  
70T3339S133BF8 70T3319S133BF8 70T3339S133BC8 70T3319S133BC8 70T3399S133BC8 70T3399S133BCI8  
70T3319S133BCI 70T3399S133BCI 70T3319S133BCI8 70T3399S166BF 70T3399S133BFI8 70T3399S166BF8  
70T3399S133BF