### **FEATURES:**


- 0.5 MICRON CMOS Technology
- · High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps</li>
- Low input and output leakage ≤1µA (max.)
- · Light drive balanced output of ±8mA
- · Minimal system switching noise
- Typical Volp (Output Ground Bounce) < 0.25V at Vcc = 5V, TA = 25°C
- · Power off disable outputs permit "live insertion"
- · Available in SSOP package


## **DESCRIPTION:**


The FCT166244T 16-Bit Buffer/Line Driver is for bus interface or signal buffering applications requiring high speed and low power dissipation. These devices have a flow through pin organization, and shrink packaging to simplify board layout. All inputs are designed with hysteresis for improved noise margin. The three-state controls allow independent 4-bit, 8-bit or combined 16-bit operation. These parts are plug in replacements for ABT16244 where higher speed, lower noise or lower power dissipation levels are desired.


The FCT166244T is suited for very low noise, point-to-point driving where there is a single receiver, or a very light lumped load (<100pF). The buffers are designed to limit the output current to levels which will avoid noise and ringing on the signal lines without using external series terminating resistors.

## **FUNCTIONAL BLOCK DIAGRAM**










 $The \,IDT logo \,is\, a \,registered \,trademark \,of \,Integrated \,Device \,Technology, \,Inc.$ 

INDUSTRIAL TEMPERATURE RANGE

SEPTEMBER 2009

## **PIN CONFIGURATION**



SSOP TOP VIEW

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +120	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All device terminals except FCT162XXX Output and I/O terminals.
- 3. Output and I/O terminals for FCT162XXX.

## **CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

#### NOTE:

1. This parameter is measured at characterization but not tested.

## **PIN DESCRIPTION**

Pin Names	Description	
xŌĒ	3-State Output Enable Inputs (Active LOW)	
xAx	Data Inputs	
хҮх	3-State Outputs	

## **FUNCTION TABLE**(1)

Inp	Outputs	
х <mark>ОЕ</mark>	хАх	хҮх
L	L	L
L	Н	Н
Н	Х	Z

#### NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-Impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Condit	ions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	1	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		-	_	0.8	V
Ін	Input HIGH Current (Input pins)(5)	Vcc = Max.	VI = VCC	_	_	±1	μΑ
	Input HIGH Current (I/O pins) <sup>(5)</sup>	]		_	_	±1	
lıL	Input LOW Current (Input pins) <sup>(5)</sup>	]	VI = GND	_	_	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>	]		_	_	±1	
lozh	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	_	±1	μA
lozL	(3-State Output pins) <sup>(5)</sup>		Vo = 0.5V	_	_	±1	
Vik	Clamp Diode Voltage	VCC = Min., IIN = -18mA		_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-80	-140	-250	mA
VH	Input Hysteresis	_		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	5	500	μA

## **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	$VCC = 5V$ , $VIN = VIH or VIL$ , $VO = 1.5V^{(3)}$		16	48	96	mA
IODL	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>		-16	-48	-96	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -8mA	2.4	3.3	_	٧
		VIN = VIH or VIL					
Vон	Output LOW Voltage	Vcc = Min.	IoL = 8mA	_	0.3	0.55	٧
		VIN = VIH or VIL					

### NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. Duration of the condition can not exceed one second.
- 5. The test limit for this parameter is  $\pm 5\mu A$  at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	าร <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
∆lcc	Quiescent Power Supply	VCC = Max.		_	0.5	1.5	mA
	Current TTL Inputs HIGH	$VIN = 3.4V^{(3)}$					
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max.,	VIN = VCC	_	60	100	μA/
		Outputs Open	Vin = GND				MHz
		$x\overline{OE} = GND$					
		One Input Toggling					
		50% Duty Cycle					
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max.,	VIN = VCC	_	0.6	1.5	mA
		Outputs Open	VIN = GND				
		fcp = 10MHz (CLKBA)					
		50% Duty Cycle	VIN = 3.4V	_	0.9	2.3	
		$x\overline{OE} = GND$	VIN = GND				
		One Bit Toggling					
		Vcc = Max.,	VIN = VCC	_	2.4	4.5 <sup>(5)</sup>	
		Outputs Open	Vin = GND				
		fi = 2.5MHz					
		50% Duty Cycle	VIN = 3.4V	_	6.4	16.5 <sup>(5)</sup>	
		$x\overline{OE} = GND$	Vin = GND				
		Sixteen Bits Toggling					

#### NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - $IC = ICC + \Delta ICC DHNT + ICCD (fcpNcp/2 + fiNi)$
  - Icc = Quiescent Current (IccL, IccH and Iccz)
  - $\Delta$ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - NCP = Number of Clock Inputs at fCP
  - fi = Input Frequency
  - Ni = Number of Inputs at fi


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			74FCT1	66244AT	74FCT1	66422CT	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tplh	Propagation Delay	CL = 50pF	1.5	4.8	1.5	4.1	ns
<b>t</b> PHL	xAx to xYx	$RL = 500\Omega$					
tpzh	Output Enable Time		1.5	6.2	1.5	5.8	ns
tpzl							
tphz	Output Disable Time		1.5	5.6	1.5	5.2	ns
tplz							
tsk(o)	Output Skew <sup>(3)</sup>		_	0.5	_	0.5	ns


#### NOTES:

- 1. See test circuits and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.


## **TEST CIRCUITS AND WAVEFORMS**



Test Circuits for All Outputs



Set-up, Hold, and Release Times




Propagation Delay

### **SWITCH POSITION**


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

#### **DEFINITIONS:**

- CL = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZouT of the Pulse Generator.



Pulse Width




Enable and Disable Times

#### INTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tr  $\leq$  2.5ns; tr  $\leq$  2.5ns.

## **ORDERING INFORMATION**



# **Datasheet Document History**

09/06/09 Pg.6 Updated the ordering information by removing the "IDT" notation and non RoHS part.

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/