- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 50 V Using Machine Model (C = 200 pF, R = 0)
- Push-Pull CMOS Output Drives Capacitive Loads Without Pullup Resistor, I_O = ± 8 mA
- Very Low Power ... 200 μW Typ at 5 V
- Fast Response Time . . . t_{PLH} = 2.7 μs Typ With 5-mV Overdrive
- Single Supply Operation . . . 3 V to 16 V
- On-Chip ESD Protection

description/ordering information

The TLC3704 consists of four independent micropower voltage comparators designed to operate from a single supply and be compatible with modern HCMOS logic systems. They are functionally similar to the LM339 but use 1/20th the power for similar response times. The push-pull CMOS output stage drives capacitive loads directly without a power-consuming pullup resistor to achieve the stated response time. Eliminating the pullup resistor not only reduces power dissipation, but also saves board space and component cost. The output stage is also fully compatible with TTL requirements.

Texas Instruments LinCMOS[™] process offers superior analog performance to standard CMOS

processes. Along with the standard CMOS advantages of low power without sacrificing speed, high input impedance, and low bias currents, the LinCMOS process offers extremely stable input offset voltages with large differential input voltages. This characteristic makes it possible to build reliable CMOS comparators.

The TLC3704Q is characterized for operation from -40°C to 125°C.

TA	V _{IO} max AT 25°C	PACKA	AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 to 40500	F \/	SOIC (D)	Tape and reel	TLC3704QDRQ1	TLC3704Q1
-40°C to 125°C	5 mV	TSSOP (PW)	Tape and reel	TLC3704QPWRQ1§	

ORDERING INFORMATION†

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

[‡]Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

§ Product Preview




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SGLS191A - JUNE 2004 - REVISED APRIL 2008






10UT 20UT 2IN 2IN + 1IN	1 ^O 2 3 4 5 6	14 13 12 11 10 9	☐ 30UT ☐ 40UT ☐ GND ☐ 4IN + ☐ 4IN - ☐ 3IN +
1IN+	7	8	□ 3IN -

symbol (each comparator)



SGLS191A - JUNE 2004 - REVISED APRIL 2008

functional block diagram (each comparator)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{DD} (see Note 1) Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V ₁	
Output voltage range, V _O	
Input current, I	
Output current, I _O (each output)	±20 mA
Total supply current into V _{DD}	40 mA
Total current out of GND	60 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : TLC3704Q	–40°C to 125°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D package	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN -.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	190 mW
PW	675 mW	5.4 mW/°C	432 mW	351 mW	135 mW



SGLS191A - JUNE 2004 - REVISED APRIL 2008

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3	5	16	V
Common-mode input voltage, VIC	-0.2		V _{DD} – 1.5	V
High-level output current, IOH			- 20	mA
Low-level output current, I _{OL}			20	mA
Operating free-air temperature, T _A	- 40		125	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V, V_{IC} = 0 (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	TA	MIN	TYP	MAX	UNIT		
Vie	Input offset voltage	V _{DD} = 5 V to 1	0 V,	25°C		1.2	5	mV		
VIO	input onset voltage	$V_{IC} = V_{ICR}min$	i, See Note 3	-40°C to 125°C			7	IIIV		
1	land the standard			25°C		1		pА		
IIO	Input offset current	V _{IC} = 2.5 V		125°C			15	nA		
				25°C		5		pА		
IB	Input bias current	V _{IC} = 2.5 V		125°C			30	nA		
Common-mode input voltage				25°C	0 to V _{DD} – 1					
VICR	range			-40°C to 125°C	0 to V _{DD} – 1.5			V		
				25°C		84				
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$	1	125°C		83		dB		
				-40°C		83				
				25°C		85				
^k SVR	Supply-voltage rejection ratio	V _{DD} = 5 V to 1	$V_{DD} = 5 V \text{ to } 10 V$			85		dB		
-				-40°C		83				
				25°C	4.5	4.7				
VOH	High-level output voltage	$V_{ID} = 1 V,$	$I_{OH} = -4 \text{ mA}$	125°C	4.2			V		
.,						210	300	.,		
VOL	Low-level output voltage	$V_{ID} = -1 V$,	$I_{OH} = 4 \text{ mA}$	125°C			500	mV		
	Supply current (all four	Outpute level	Nalaad	25°C		35	80			
IDD	comparators)	Outputs low,	No load	-40°C to 125°C			175	μA		

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



SGLS191A - JUNE 2004 - REVISED APRIL 2008

switching characteristics, V_{DD} = 5 V, T_A = 25°C

	PARAMETER	TES	T CONDITIONS	MIN TYP MAX	UNIT	
			Overdrive = 2 mV	4.5		
			Overdrive = 5 mV	2.7		
	Description defensions from the black for efforts of the	f = 10 kHz, CL = 50 pF	Overdrive = 10 mV	1.9		
^t PLH	Propagation delay time, low-to-high-level output [†]	0 <u> </u>	Overdrive = 20 mV	1.4	μs	
			Overdrive = 40 mV	1.1		
		V _I = 1.4-V ste	p at IN+	1.1		
	Propagation delay time, high-to-low-level output [†]		Overdrive = 2 mV	4		
			Overdrive = 5 mV	2.3	μs	
		f = 10 kHz, C ₁ = 50 pF	Overdrive = 10 mV	1.5		
^t PHL		0 <u>[</u> = 30 pi	Overdrive = 20 mV	0.95		
			Overdrive = 40 mV	0.65		
		V _I = 1.4-V ste	p at IN+	0.15		
tf	Fall time	f = 10 kHz, C _L = 50 pF	Overdrive = 50 mV	50	ns	
tr	Rise time	f = 10 kHz, C _L = 50 pF	Overdrive = 50 mV	125	ns	

[†] Simultaneous switching of inputs causes degradation in output response.



PRINCIPLES OF OPERATION

LinCMOS process

The LinCMOS process is a linear polysilicon-gate CMOS process. Primarily designed for single-supply applications, LinCMOS products facilitate the design of a wide range of high-performance analog functions from operational amplifiers to complex mixed-mode converters.

This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS products. Direct further questions to the nearest TI field sales office.

electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g., during board assembly. If a circuit in which one amplifier from a dual op amp is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage buildup, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than the normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 1. This circuit can withstand several successive 2-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of the TI ESD-protection circuit is presented on the next page.

All input and output pins on LinCMOS and Advanced LinCMOS products have associated ESD-protection circuitry that undergoes qualification testing to withstand 2000 V discharged from a 100-pF capacitor through a 1500- Ω resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 1. LinCMOS ESD-Protection Schematic



SGLS191A – JUNE 2004 – REVISED APRIL 2008

PRINCIPLES OF OPERATION

input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive- and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

positive ESD transients

Initial positive charged energy is shunted through Q1 to V_{SS}. Q1 turns on when the voltage at the input rises above the voltage on the V_{DD} pin by a value equal to the V_{BE} of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 forces the voltage at the drain and gate of Q2 to exceed its threshold level (V_T ~ 22 to 26 V) and turn Q2 on. The shunted input current through Q1 to V_{SS} is now shunted through the n-channel enhancement-type MOSFET Q2 to V_{SS}. If the voltage on the input pin continues to rise, the breakdown voltage of the zener diode D3 is exceeded, and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 to 27 V, which is well below the gate-oxide voltage of the circuit to be protected.

negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward biased. The voltage seen by the protected circuit is -0.3 V to -1 V (the forward voltage of D1 and D2).

circuit-design considerations

LinCMOS products are being used in actual circuit environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed V_{ICR} and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is ± 5 mA. Figures 2 and 3 show typical characteristics for input voltage versus input current.

Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. Again, the input current should be externally limited even though internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limits the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This base current is forced into the V_{DD} pin and into the device I_{DD} or the V_{DD} supply through R2 producing the current limiting effects shown in Figure 2. This internal limiting lasts only as long as the input voltage is below the V_T of Q2.


When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2 and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 4).



SGLS191A - JUNE 2004 - REVISED APRIL 2008

PRINCIPLES OF OPERATION

circuit-design considerations (continued)



NOTE A: If the correct input state is required when the negative input exceeds GND, a Schottky clamp is required.






SGLS191A – JUNE 2004 – REVISED APRIL 2008


PARAMETER MEASUREMENT INFORMATION

The TLC3704 contains a digital output stage which, if held in the linear region of the transfer curve, can cause damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo loop which is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, we offer the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 5(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 5(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.





A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.


Figure 6 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching mode servo loop in which IC1a generates a triangular waveform of approximately 20-mV amplitude. IC1b acts as a buffer, with C2 and R4 removing any residual d.c. offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by IC1c through the voltage divider formed by R8 and R9. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R8 and R9 provides an increase in the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R7, R8, and R9 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be one percent or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.



SGLS191A - JUNE 2004 - REVISED APRIL 2008




PARAMETER MEASUREMENT INFORMATION



Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time for the low-to-high-level output is measured from the leading edge of the input pulse, while response time for the high-to-low-level output is measured from the trailing edge of the input pulse. Response time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input as shown in Figure 7, so that the circuit is just at the transition point. A low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.



SGLS191A - JUNE 2004 - REVISED APRIL 2008



NOTE A: CL includes probe and jig capacitance.






SGLS191A - JUNE 2004 - REVISED APRIL 2008

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution	8
I _{IB}	Input bias current	vs Free-air temperature	9
CMRR	Common-mode rejection ratio	vs Free-air temperature	10
k SVR	Supply-voltage rejection ratio	vs Free-air temperature	11
VOH	High-level output current	vs Free-air temperature vs High-level output current	12 13
V _{OL}	Low-level output voltage	vs Low-level output current vs Free-air temperature	14 15
tt	Output transition time	vs Load capacitance	16
	Supply current response to an output voltage transition		17
	Low-to-high-level output response for various input overdrives		18
	High-to-low-level output response for various input overdrives		19
^t PLH	Low-to-high-level output response time	vs Supply voltage	20
^t PHL	High-to-low-level output response time	vs Supply voltage	21
IDD	Supply current	vs Frequency vs Supply voltage vs Free-air temperature	22 23 24




DISTRIBUTION OF INPUT

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



INPUT BIAS CURRENT vs FREE-AIR TEMPERATURE[†]

SGLS191A - JUNE 2004 - REVISED APRIL 2008




TYPICAL CHARACTERISTICS[†]

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SGLS191A - JUNE 2004 - REVISED APRIL 2008




TYPICAL CHARACTERISTICS[†]

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




SGLS191A - JUNE 2004 - REVISED APRIL 2008








SGLS191A - JUNE 2004 - REVISED APRIL 2008



TYPICAL CHARACTERISTICS[†]

SUPPLY CURRENT vs FREE-AIR TEMPERATURE



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SGLS191A – JUNE 2004 – REVISED APRIL 2008

APPLICATION INFORMATION

The inputs should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device is not damaged as long as the input is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range. For example, at 25° C with $V_{DD} = 5$ V, both inputs must remain between – 0.2 V and 4 V to ensure proper device operation. To ensure reliable operation, the supply should be decoupled with a capacitor (0.1 μ F) that is positioned as close to the device as possible.

Output and supply current limitations should be watched carefully since the TLC3704 does not provide current protection. For example, each output can source or sink a maximum of 20 mA; however, the total current to ground can only be an absolute maximum of 60 mA. This prohibits sinking 20 mA from each of the four outputs simultaneously since the total current to ground would be 80 mA.


The TLC3704 has internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

	FIGURE
Pulse-width-modulated motor speed controller	25
Enhanced supply supervisor	26
Two-phase nonoverlapping clock generator	27
Micropower switching regulator	28

Table of Applications



SGLS191A - JUNE 2004 - REVISED APRIL 2008




APPLICATION INFORMATION

NOTES: A. The recommended minimum capacitance is 10 μ F to eliminate common ground switching noise. B. Adjust C1 for change in oscillator frequency

Figure 25. Pulse-Width-Modulated Motor Speed Controller



SGLS191A - JUNE 2004 - REVISED APRIL 2008




NOTES: A. $V_{(UNREG)} = 2.5 \frac{(R1 + R2)}{R2}$ R2

B. The value of C_T determines the time delay of reset.

Figure 26. Enhanced Supply Supervisor



SGLS191A - JUNE 2004 - REVISED APRIL 2008



APPLICATION INFORMATION


- NOTES: A. Adjust C1 for a change in oscillator frequency where: $1/f = 1.85(100 \ k\Omega)C1$
 - B. Adjust R1 and R3 to change duty cycle
 - C. Adjust R2 to change deadtime

Figure 27. Two-Phase Nonoverlapping Clock Generator



SGLS191A – JUNE 2004 – REVISED APRIL 2008

APPLICATION INFORMATION



- NOTES: A. Adjust C1 for a change in oscillator frequency
 - B. TLC271 Tie pin 8 to pin 7 for low bias operation
 - C. SK9504 VDS = 40 V
 - IDS = 1 AWIII
 - D. To achieve microampere current drive, the inductance of the circuit must be increased.

Figure 28. Micropower Switching Regulator





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TLC3704QDRG4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC3704Q1	Samples
TLC3704QDRQ1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC3704Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC3704-Q1 :



www.ti.com

PACKAGE OPTION ADDENDUM

11-Apr-2013

Catalog: TLC3704

Military: TLC3704M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated