-5 V Differential ECL to TTL **Translator**

Description

The MC10ELT/100ELT25 is a differential ECL to TTL translator. Because ECL levels are used, a +5 V, -5.2 V (or -4.5 V) and ground are required. The small outline 8-lead package and the single gate of the ELT25 makes it ideal for those applications where space, performance and low power are at a premium.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

The 100 Series contains temperature compensation.

Features

- 2.6 ns Typical Propagation Delay
- 100 MHz FMAX CLK
- 24 mA TTL Outputs
- Flow Through Pinouts
- Operating Range: $V_{CC} = 4.5$ V to 5.5 V with GND = 0 V; $V_{EE} = -4.2$ V to -5.7 V with GND = 0 V
- Internal Input 50 KΩ Pulldown Resistors
- Q Output will default HIGH with inputs open or < 1.3 V
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com

8 8 8 8 8

HLT25

ALYW

MARKING DIAGRAMS*

1 Η Η Н


8 A A A A

KLT25

ALYW









TSSOP-8

DT SUFFIX

CASE 948R



DFN8 **MN SUFFIX** CASE 506AA


Н	= MC10	А	= Assembly Location
Κ	= MC100	L	= Wafer Lot
5F	= MC10	Υ	= Year
2U	= MC100	W	= Work Week
Μ	= Date Code	•	= Pb–Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.






Table 1. PIN DESCRIPTION

Pin	Function
D, \overline{D}	ECL Differential Inputs
Q	TTL Output
V _{BB}	Reference Voltage Output
V _{CC}	Positive Supply
V _{EE}	Negative Supply
GND	Ground
NC	No Connect
EP	(DFN8 only) Thermal exposed pad must be con- nected to a sufficient thermal conduit. Electric- ally connect to the most negative supply (GND) or leave unconnected, floating open.

Table 2. ATTRIBUTES

Characterist	Value				
Internal Input Pulldown Resistor	75 kΩ				
Internal Input Pullup Resistor	N/A				
ESD Protection	> 1 kV > 400 V				
Moisture Sensitivity, Indefinite Time	Pb-Free Pkg				
	SOIC-8 TSSOP-8 DFN8	Level 1 Level 3 Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in			
Transistor Count		38 Devices			
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

1. For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	GND = 0 V	V _{EE} = -5.0 V	7	V
V_{EE}	Negative Power Supply	GND = 0 V	V _{CC} = +5.0 V	-8	V
V _{IN}	Input Voltage	GND = 0 V		0 to V _{EE}	V
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 SOIC-8	190 130	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8	41 to 44	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8 TSSOP-8	185 140	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to $44 \pm 5\%$	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN8 DFN8	129 84	°C/W °C/W
T _{sol}	Wave Solder Pb–Free	<2 to 3 sec @ 260°C		265	°C
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 2)	DFN8	35 to 40	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. JEDEC standard multilayer board - 2S2P (2 signal, 2 power)

		1										
		–40°C			25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
V _{IH}	Input HIGH Voltage (Single–Ended) (Note 4)	-1230		-890	-1130		-810	-1060		-720	mV	
V _{IL}	Input LOW Voltage (Single–Ended) (Note 4)	-1950		-1500	-1950		-1480	-1950		-1445	mV	
V_{BB}	Output Voltage Reference	-1.43		-1.30	-1.35		-1.25	-1.31		-1.19	V	
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Notes 4 and 5)	-2.8		0.0	-2.8		0.0	-2.8		0.0	V	
I _{IH}	Input HIGH Current			255			175			175	μΑ	
IIL	Input LOW Current	0.5			0.5			0.3			μΑ	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

3. Input parameters vary 1:1 with GND. V_{EE} can vary +0.06 V to –0.5 V. 4. TTL output R_L = 500 Ω to GND

5. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with GND.

Table 5. 100ELT SERIES NECL INPUT DC CHARACTERISTICS V _{CC} = 5.0 V; V _{EE} = -5.0 V; GND = 0 V (Note 6)
--

			−40°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{IH}	Input HIGH Voltage (Single–Ended) (Note 7)	-1165		-880	-1165		-880	-1165		-880	mV
V _{IL}	Input LOW Voltage (Single-Ended) (Note 7)			-1475	-1810		-1475	-1810		-1475	mV
V_{BB}	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Notes 7 and 8)	-2.8		0.0	-2.8		0.0	-2.8		0.0	V
I _{IH}	Input HIGH Current			255			175			175	μA
I _{IL}	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

6. Input parameters vary 1:1 with GND. V_{EE} can vary +0.8 V to -0.5 V.

7. TTL output $R_L = 500 \Omega$ to GND

8. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with GND.

Table 6. TTL OUTPUT DC CHARACTERISTICS V_{CC} = 4.5 V to 5.5 V; T_A = -40°C to +85°C

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -3.0 mA	2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 24 mA			0.5	V
I _{CCH}	Power Supply Current			11	16	mA
I _{CCL}	Power Supply Current			13	18	mA
I _{EE}	Negative Power Supply Current			15	21	mA
I _{OS}	Output Short Circuit Current		-150		-60	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	Maximum Toggle Frequency					100					MHz
t _{PLH}	Propagation Delay @ 1.5 V	1.7		3.6	1.7		3.6	1.7		3.6	ns
t _{PHL}	Propagation Delay @ 1.5 V	2.6		4.1	2.6		4.1	2.6		4.1	ns
t _{JITTER}	Random Clock Jitter (RMS)					35					ps
t _r t _f	Output Rise/Fall Times QTTL 10% – 90%					1.9 2.3					ns
V _{PP}	Input Swing (Note 11)	200		1000	200		1000	200		1000	mV

Table 7. AC CHARACTERISTICS V_{CC} = 5.0 V; V_{EE} = -5.0 V; GND= 0 V (Note 9 and Note 10)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

9. V_{CC} can vary \pm 0.25 V.

 V_{EE} can vary +0.06 V to -0.5 V for 10ELT; V_{EE} can vary +0.8 V to -0.5 V for 100ELT. 10. $R_L = 500 \Omega$ to GND and $C_L = 20 \text{ pF}$ to GND. Refer to Figure 2. 11. $V_{PP}(min)$ is the minimum input swing for which AC parameters are guaranteed. The device has a DC gain of ≈ 40 .




Figure 2. TTL Output Loading Used for Device Evaluation

ORDERING INFORMATION


Device	Package	Shipping [†]
MC10ELT25DG	SOIC-8 (Pb-Free)	98 Units / Rail
MC10ELT25DR2G	SOIC–8 (Pb–Free)	2500 / Tape & Reel
MC10ELT25DTG	TSSOP–8 (Pb–Free)	100 Units / Rail
MC10ELT25DTR2G	TSSOP–8 (Pb–Free)	2500 / Tape & Reel
MC10ELT25MNR4G	DFN8 (Pb–Free)	1000 / Tape & Reel
MC100ELT25DG	SOIC-8 (Pb-Free)	98 Units / Rail
MC100ELT25DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
MC100ELT25DTG	TSSOP–8 (Pb–Free)	100 Units / Rail
MC100ELT25DTR2G	TSSOP–8 (Pb–Free)	2500 / Tape & Reel
MC100ELT25MNR4G	DFN8 (Pb–Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D	_	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS





NOTES:

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.
- STANDARD IS 751-07.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
Κ	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
Ν	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244


SOLDERING FOOTPRINT*





PACKAGE DIMENSIONS


TSSOP-8 **DT SUFFIX** CASE 948R-02 **ISSUE A**




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOBES NOT INCLUDE MOLD FLASH.
 DIMENSION S OR GATE BURRS. MOLD FLASH. OR GATE BURRS SHALL NOT EXCEED 0.15
- On GATE DOTAD STALL NOT EXCEED 0.13
 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
- PER SIDE. 5. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	2.90	3.10	0.114	0.122
С	0.80	1.10	0.031	0.043
D	0.05	0.15	0.002	0.006
F	0.40	0.70	0.016	0.028
G	0.65 BSC		0.026 BSC	
K	0.25	0.40	0.010	0.016
L	4.90 BSC		0.193 BSC	
M	0 °	6 °	00	6 °

PACKAGE DIMENSIONS





BOTTOM VIEW


NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994 .

ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN

0.15 AND 0.20 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.80	1.00	
A1	0.00	0.05	
A3	0.20 REF		
b	0.20	0.30	
D	2.00 BSC		
D2	1.10	1.30	
Е	2.00 BSC		
E2	0.70	0.90	
e	0.50 BSC		
κ	0.30 REF		
L	0.25	0.35	
L1		0.10	

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and the image are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim application in which the solut such as and is no

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

MC10ELT25DG MC100ELT25MNR4G MC100ELT25DG MC100ELT25DR2G MC100ELT25DTG MC100ELT25DTR2G MC10ELT25DTR2G MC10ELT25DTG MC10ELT25DTR2G