8-Bit Addressable Latch

The MC74AC259/74ACT259 is a high-speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW Common Clear for resetting all latches, as well as an active LOW Enable. It is functionally identical to the ALS259 8-bit addressable latch.

- Serial-to-Parallel Conversion
- Eight Bits of Storage with Output of Each Bit Available
- Random (Addressable) Data Entry
- Active High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear
- Pb–Free Packages are Available



Figure 1. Pinout: 16–Lead Packages Conductors



Figure 2. Logic Symbol

MODE SELECT TABLE

| Ē | MR | Mode | |
|---|----|-------------------------------------|--|
| L | Н | Addressable Latch | |
| Н | Н | Memory | |
| L | L | Active HIGH 8–Channel Demultiplexer | |
| Н | L | Clear | |

H = HIGH Voltage Level

L = LOW Voltage Level



ON Semiconductor®

http://onsemi.com



DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 9 of this data sheet.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

| Operating | | | Inp | uts | | | | | | Out | puts | | | |
|------------------------------|----|---|-----|----------------|----------------|-------|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Mode | MR | Ē | D | A ₀ | A ₁ | A_2 | Q ₀ | Q ₁ | Q_2 | Q_3 | Q_4 | Q_5 | Q_6 | Q ₇ |
| Master Reset | L | Н | Х | Х | Х | Х | L | L | L | L | L | L | L | L |
| | L | L | d | L | L | L | Q = d | L | L | L | L | L | L | L |
| | L | L | d | Н | L | L | L | Q = d | L | L | L | L | L | L |
| Demultiplex | L | L | d | L | Н | L | L | L | Q = d | L | L | L | L | L |
| (Active HIGH Decoder when | • | • | • | • | • | • | • | • | • | • | • | • | • | • |
| D = H | • | • | • | • | • | • | • | • | • | • | • | • | • | • |
| , | • | • | ٠ | ٠ | • | ٠ | • | • | • | • | • | • | • | • |
| | L | L | d | Н | Н | Н | L | L | L | L | L | L | L | Q = d |
| Store (Do Nothing) | Н | н | х | х | х | х | q ₀ | q ₁ | q ₂ | q ₃ | q ₄ | q ₅ | 9 ₆ | 9 ₇ |
| | Н | L | d | L | L | L | Q = d | q ₁ | q ₂ | q ₃ | q ₄ | q ₅ | q ₆ | 9 ₇ |
| | Н | L | d | Н | L | L | q ₀ | Q = d | q ₂ | q ₃ | q_4 | q ₅ | q ₆ | 97 |
| Addressable | Н | L | d | L | Н | L | q ₀ | q ₁ | Q = d | q 3 | q_4 | q ₅ | q ₆ | 97 |
| Latch | • | • | • | • | • | • | • | • | • | • | • | • | • | • |
| Laton | • | • | • | • | • | • | • | • | • | • | • | • | • | • |
| | • | • | • | • | • | • | • | • | • | • | • | • | • | • |
| | Н | L | d | Н | Н | Н | q ₀ | q ₁ | q ₂ | q ₃ | q_4 | q ₅ | q ₆ | Q = d |

MODE SELECT-FUNCTION TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed

or cleared.

FUNCTIONAL DESCRIPTION

The MC74AC259/74ACT259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non–addressed latches remaining in their previous states in the memory mode. All latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one–of–eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the MC74AC/ACT259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Mode Select Function Table summarizes the operations of the MC74AC/ACT259.



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|---|------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage (Referenced to GND) | –0.5 to V _{CC} +0.5 | V |
| V _{OUT} | T DC Output Voltage (Referenced to GND) | | V |
| I _{IN} | DC Input Current, per Pin | ±20 | mA |
| I _{OUT} | DC Output Sink/Source Current, per Pin | ±50 | mA |
| I _{CC} | DC V_{CC} or GND Current per Output Pin | ±50 | mA |
| T _{stg} | Storage Temperature | -65 to +150 | °C |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

| Symbol | Parameter | | Min | Тур | Max | Unit |
|------------------------------------|---|-------------------------|-----|-----|-----------------|------|
| | | 'AC | 2.0 | 5.0 | 6.0 | . v |
| V _{CC} | Supply Voltage | 'ACT | 4.5 | 5.0 | 5.5 | V |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage (Ref. to GND) | | | _ | V _{CC} | V |
| | | V _{CC} @ 3.0 V | - | 150 | _ | |
| t _r , t _f | t _f Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs | V _{CC} @ 4.5 V | - | 40 | _ | ns/V |
| | | V _{CC} @ 5.5 V | - | 25 | _ | |
| | Input Rise and Fall Time (Note 2) | V _{CC} @ 4.5 V | - | 10 | - | |
| t _r , t _f | 'ACT Devices except Schmitt Inputs | V _{CC} @ 5.5 V | - | 8.0 | - | ns/V |
| TJ | Junction Temperature (PDIP) | | - | _ | 140 | °C |
| T _A | Operating Ambient Temperature Range | -40 | 25 | 85 | °C | |
| I _{ОН} | Output Current – High | - | - | -24 | mA | |
| I _{OL} | Output Current – Low | - | - | 24 | mA | |

RECOMMENDED OPERATING CONDITIONS

1. V_{IN} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{IN} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

| | | | 74 | AC | 74AC | | |
|------------------|--------------------------------------|------------------------|-------------------------|----------------------|--------------------------------|------|---|
| Symbol | Parameter | V _{CC} (V) | T _A = - | ⊦25°C | T _A =–40°C to +85°C | Unit | Conditions |
| | | (•) | Тур | G | uaranteed Limits | | |
| V _{IH} | Minimum High Level Input Voltage | 3.0 4.5 5.5 | 1.5 2.25 2.75 | 2.1 3.15 3.85 | 2.1 3.15 3.85 | V | $V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$ |
| V _{IL} | Maximum Low Level Input Voltage | 3.0 4.5 5.5 | 1.5 2.25 2.75 | 0.9 1.35 1.65 | 0.9 1.35 1.65 | V | $V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$ |
| V _{OH} | Minimum High Level Output Voltage | 3.0 4.5 5.5 | 2.99 4.49 5.49 | 2.9 4.4 5.4 | 2.9 4.4 5.4 | V | I _{OUT} = -50 μA |
| | | 3.0 4.5 5.5 | | 2.56 3.86 4.86 | 2.46 3.76 4.76 | V | $V_{IN} = V_{IL} \text{ or } V_{IH}$ -12 mA I_{OH} -24 mA -24 mA |
| V _{OL} | Maximum Low Level Output Voltage | 3.0 4.5 5.5 | 0.002 0.001 0.001 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V | I _{OUT} = 50 μA |
| | | 3.0 4.5 5.5 | | 0.36 0.36 0.36 | 0.44 0.44 0.44 | V | $V_{IN} = V_{IL} \text{ or } V_{IH}$ 12 mA I_{OL} 24 mA 24 mA |
| I _{IN} | Maximum Input Leakage Current | 5.5 | - | ±0.1 | ±1.0 | μΑ | $V_{I} = V_{CC}, GND$ |
| I _{OLD} | †Minimum Dynamic | 5.5 | - | - | 75 | mA | V _{OLD} = 1.65 V Max |
| I _{OHD} | Output Current | 5.5 | - | - | -75 | mA | V _{OHD} = 3.85 V Min |
| ICC | Maximum Quiescent Supply Current | 5.5 | - | 8.0 | 80 | μΑ | $V_{IN} = V_{CC}$ or GND |

*All outputs loaded; thresholds on input associated with output under test. $\$ +Maximum test duration 2.0 ms, one output loaded at a time.

NOTE: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

| | | | | 74AC | | 74 | AC | | |
|------------------|--|--------------------------|--|-------------|--------------|------------|------------------------|------|-------------|
| Symbol | Parameter | V _{CC} * (V) | T _A = +25°C C _L = 50 pF | | | to + | -40°C 85°C 50 pF | Unit | Fig. No. |
| | | | Min | Тур | Max | Min | Max | | |
| t _{PLH} | Propagation Delay D_n to Q_n | 3.3 5.0 | 2.0 2.0 | 9.0 6.5 | 14.5 10.0 | 1.5 1.5 | 17.0 11.5 | ns | 3–5 |
| t _{PHL} | Propagation Delay D_n to Q_n | 3.3 5.0 | 2.0 2.0 | 9.0 6.0 | 13.5 9.5 | 1.5 1.5 | 16.0 11.0 | ns | 3–5 |
| t _{PLH} | Propagation Delay E to Q _n | 3.3 5.0 | 2.0 2.0 | 10.5 7.0 | 15.0 10.5 | 1.5 1.5 | 17.5 12.5 | ns | 3–6 |
| t _{PHL} | Propagation Delay E to Q _n | 3.3 5.0 | 2.0 2.0 | 8.0 7.5 | 12.5 9.0 | 1.5 1.5 | 15.0 11.0 | ns | 3–6 |
| t _{PLH} | Propagation Delay Address to Q _n | 3.3 5.0 | 2.0 2.0 | 12.0 8.0 | 19.0 13.0 | 1.5 1.5 | 22.5 15.5 | ns | 3–6 |
| t _{PHL} | Propagation Delay Address to Q _n | 3.3 5.0 | 2.0 2.0 | 10.0 7.0 | 16.0 11.0 | 1.5 1.5 | 19.0 13.0 | ns | 3–6 |
| t _{PHL} | Propagation Delay MR to Q | 3.3 5.0 | 2.0 2.0 | 8.0 6.0 | 12.0 9.0 | 1.5 1.5 | 13.5 10.0 | ns | 3–7 |

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

*Voltage Range 3.3 V is 3.3 V ± 0.3 V. *Voltage Range 5.0 V is 5.0 V ± 0.5 V.

AC OPERATING REQUIREMENTS

| | Symbol Parameter | | | 74AC | 74AC | | |
|----------------|--|------------|--|------------|---|------|-------------|
| Symbol | | | T _A = +25°C C _L = 50 pF | | T _A = -40°C to +85°C C _L = 50 pF | Unit | Fig. No. |
| | | | Typ Guarant | | teed Minimum | | |
| t _s | Setup Time, HIGH or LOW D _n to E | 3.3 5.0 | - | 3.5 2.5 | 4.5 3.5 | ns | 3–9 |
| t _h | Hold Time, HIGH or LOW D _n to E | 3.3 5.0 | - | 2.5 2.0 | 2.5 2.0 | ns | 3–9 |
| t _s | Setup Time Address to E | 3.3 5.0 | - | 7.0 4.0 | 9.0 6.0 | ns | 3–6 |
| t _h | Hold Time Address to E | 3.3 5.0 | - | 2.0 2.0 | 2.0 2.0 | ns | 3–6 |
| tw | Minimum Pulse Width MR | 3.3 5.0 | - | 6.0 5.5 | 6.5 6.0 | ns | 3–6 |
| t _w | Minimum Pulse Width E | 3.3 5.0 | - | 6.5 5.5 | 7.0 6.0 | ns | 3–6 |

*Voltage Range 3.3 V is 3.3 V ± 0.3 V. *Voltage Range 5.0 V is 5.0 V ± 0.5 V.

DC CHARACTERISTICS

| | | | 74ACT | | 74ACT | | |
|------------------|--|------------------------|--------------------|--------------|---|------|---|
| Symbol | Parameter | V _{CC} (V) | T _A = - | +25°C | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | Unit | Conditions |
| | | (1) | Тур | G | uaranteed Limits | | |
| V _{IH} | Minimum High Level Input Voltage | 4.5 5.5 | 1.5 1.5 | 2.0 2.0 | 2.0 2.0 | V | $V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$ |
| V _{IL} | Maximum Low Level Input Voltage | 4.5 5.5 | 1.5 1.5 | 0.8 0.8 | 0.8 0.8 | V | $V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$ |
| V _{OH} | Minimum High Level Output Voltage | 4.5 5.5 | 4.49 5.49 | 4.4 5.4 | 4.4 5.4 | V | I _{OUT} = -50 μA |
| | | 4.5 5.5 | | 3.86 4.86 | 3.76 4.76 | V | $V_{IN} = V_{IL} \text{ or } V_{IH}$ -24 mA I_{OH} -24 mA |
| V _{OL} | Maximum Low Level Output Voltage | 4.5 5.5 | 0.001 0.001 | 0.1 0.1 | 0.1 0.1 | V | l _{OUT} = 50 μA |
| | | 4.5 5.5 | | 0.36 0.36 | 0.44 0.44 | V | $V_{IN} = V_{IL} \text{ or } V_{IH}$ 24 mA I_{OL} 24 mA |
| I _{IN} | Maximum Input Leakage Current | 5.5 | - | ±0.1 | ±1.0 | μΑ | $V_{I} = V_{CC}, GND$ |
| ΔI_{CCT} | Additional Max. I _{CC} /Input | 5.5 | 0.6 | - | 1.5 | mA | $V_{I} = V_{CC} - 2.1 \text{ V}$ |
| I _{OLD} | †Minimum Dynamic | 5.5 | - | - | 75 | mA | V _{OLD} = 1.65 V Max |
| I _{OHD} | Output Current | 5.5 | - | - | -75 | mA | V _{OHD} = 3.85 V Min |
| I _{CC} | Maximum Quiescent Supply Current | 5.5 | - | 8.0 | 80 | μA | $V_{IN} = V_{CC}$ or GND |

*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

| | | V _{CC} * (V) | | 74ACT | | 74A | CT | | |
|------------------|---|--------------------------|--|-------|------|--|------|------|-------------|
| Symbol | Parameter | | T _A = +25°C C _L = 50 pF | | | T _A = -40°C C _L = 5 | | Unit | Fig. No. |
| | | | Min | Тур | Max | Min | Max | | |
| t _{PLH} | Propagation Delay D_n to Q_n | 5.0 | 2.0 | 6.5 | 11.0 | 1.5 | 12.5 | ns | 3–5 |
| t _{PHL} | Propagation Delay D _n or Q _n | 5.0 | 2.0 | 7.0 | 10.5 | 1.5 | 12.0 | ns | 3–5 |
| t _{PLH} | Propagation Delay \overline{E} to Q_n | 5.0 | 2.0 | 10.5 | 14.0 | 1.5 | 16.5 | ns | 3–6 |
| t _{PHL} | Propagation Delay E or Q _n | 5.0 | 2.0 | 9.0 | 12.0 | 1.5 | 14.0 | ns | 3–6 |
| t _{PLH} | Propagation Delay Address to Q _n | 5.0 | 2.0 | 8.0 | 11.5 | 1.5 | 13.5 | ns | 3–6 |
| t _{PHL} | Propagation Delay Address to Q _n | 5.0 | 2.0 | 6.0 | 10.0 | 1.5 | 12.0 | ns | 3–6 |
| t _{PHL} | Propagation Delay MR to Q | 5.0 | 2.0 | | 10.0 | 1.5 | 11.0 | ns | 3–7 |

*Voltage Range 5.0 V is 5.0 V \pm 0.5 V.

AC OPERATING REQUIREMENTS

| | | | | 74ACT | 74ACT | | |
|----------------|--|-----|-------------|------------------------|---|------|-------------|
| Symbol | Parameter | | | ₄ = +25°C ∟ = 50 pF | T _A = −40°C to +85°C C _L = 50 pF | Unit | Fig. No. |
| | | | Typ Guarant | | nteed Minimum | | |
| t _s | Setup Time, HIGH or LOW D _n to E | 5.0 | - | 3.0 | 4.0 | ns | 3–9 |
| t _h | Hold Time, HIGH or LOW D _n to E | 5.0 | - | 2.5 | 2.5 | ns | 3–9 |
| t _s | Setup Time Address to E | 5.0 | - | 4.5 | 6.5 | ns | 3–6 |
| t _h | Hold Time Address to \overline{E} | 5.0 | - | 2.5 | 2.5 | ns | 3–6 |
| tw | Minimum Pulse Width MR | 5.0 | I | 7.0 | 7.5 | ns | 3–6 |
| t _w | Minimum Pulse Width Ē | 5.0 | - | 7.0 | 7.5 | ns | 3–6 |

*Voltage Range 5.0 V is 5.0 V \pm 0.5 V.

CAPACITANCE

| Symbol | Parameter | Value Typ | Unit | Test Conditions |
|-----------------|-------------------------------|--------------|------|------------------|
| C _{IN} | Input Capacitance | 4.5 | pF | $V_{CC} = 5.0 V$ |
| C _{PD} | Power Dissipation Capacitance | 50.0 | pF | $V_{CC} = 5.0 V$ |

MARKING DIAGRAMS

EIAJ-16

74AC259

ALYWG

DIP-16 SO-16 88888888 MC74AC259N AC259G Þ AWLYYWWG AWLYWW 0 0 $\overline{v}vvvvvvvv$ 000000000 88888888 MC74ACT259N ACT259G AWLYWW , AWLYYWWG 0

- А = Assembly Location WL, L = Wafer Lot
- YY, Y = Year
- WW, W = Work Week
- = Pb-Free Device G

ORDERING INFORMATION

| Part Number | Package | Shipping [†] |
|----------------|------------------------|-----------------------|
| MC74AC259N | PDIP-16 | 25 Units/Rail |
| MC74AC259NG | PDIP-16 (Pb-Free) | 25 Units/Rail |
| MC74AC259D | SOIC-16 | 48 Units/Rail |
| MC74AC259DG | SOIC-16 (Pb-Free) | 48 Units/Rail |
| MC74AC259DR2 | SOIC-16 | 2500 Tape & Reel |
| MC74AC259DR2G | SOIC-16 (Pb-Free) | 2500 Tape & Reel |
| MC74AC259M | SOEIAJ-16 | 50 Units/Rail |
| MC74AC259MG | SOEIAJ-16 (Pb-Free) | 50 Units/Rail |
| MC74AC259MEL | SOEIAJ-16 | 2000 Tape & Reel |
| MC74AC259MELG | SOEIAJ-16 (Pb-Free) | 2000 Tape & Reel |
| MC74ACT259N | PDIP-16 | 25 Units/Rail |
| MC74ACT259NG | PDIP-16 (Pb-Free) | 25 Units/Rail |
| MC74ACT259D | SOIC-16 | 48 Units/Rail |
| MC74ACT259DG | SOIC-16 (Pb-Free) | 48 Units/Rail |
| MC74ACT259DR2 | SOIC-16 | 2500 Tape & Reel |
| MC74ACT259DR2G | SOIC-16 (Pb-Free) | 2500 Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

PDIP-16 **N SUFFIX** CASE 648-08 ISSUE T -A-16 b в 0 I ← F С S П -T- SEATING PLANE - K н G **D** 16 PL 🕀 0.25 (0.010) 🕅 T A 🕅

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 2.
- 3.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH. 4.
- 5. ROUNDED CORNERS OPTIONAL.

| | INCHES | | MILLIMETERS | | |
|-----|-----------|-------|-------------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 0.740 | 0.770 | 18.80 | 19.55 | |
| В | 0.250 | 0.270 | 6.35 | 6.85 | |
| С | 0.145 | 0.175 | 3.69 | 4.44 | |
| D | 0.015 | 0.021 | 0.39 | 0.53 | |
| F | 0.040 | 0.70 | 1.02 | 1.77 | |
| G | 0.100 BSC | | 2.54 BSC | | |
| Н | 0.050 BSC | | 1.27 BSC | | |
| J | 0.008 | 0.015 | 0.21 | 0.38 | |
| κ | 0.110 | 0.130 | 2.80 | 3.30 | |
| L | 0.295 | 0.305 | 7.50 | 7.74 | |
| М | 0 ° | 10 ° | 0 ° | 10 ° | |
| S | 0.020 | 0.040 | 0.51 | 1.01 | |

SOIC-16 **D SUFFIX** CASE 751B-05 **ISSUE J**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI

- DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR DROTRUSION AU ANABLE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIMETERS | | INCHES | | |
|-----|-------------|-------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 9.80 | 10.00 | 0.386 | 0.393 | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | |
| С | 1.35 | 1.75 | 0.054 | 0.068 | |
| D | 0.35 | 0.49 | 0.014 | 0.019 | |
| F | 0.40 | 1.25 | 0.016 | 0.049 | |
| G | 1.27 BSC | | 0.050 BSC | | |
| J | 0.19 | 0.25 | 0.008 | 0.009 | |
| K | 0.10 | 0.25 | 0.004 | 0.009 | |
| М | 0 ° | 7° | 0 ° | 7° | |
| P | 5.80 | 6.20 | 0.229 | 0.244 | |
| R | 0.25 | 0.50 | 0.010 | 0.019 | |

PACKAGE DIMENSIONS

SOEIAJ-16 **M SUFFIX** CASE966-01 **ISSUE A**









NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 1.
- CONTROLLING DIMENSION: MILLIMETER. 2 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE 5. DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

| | MILLIN | IETERS | INCHES | |
|----------------|----------|--------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | | 2.05 | | 0.081 |
| A ₁ | 0.05 | 0.20 | 0.002 | 0.008 |
| b | 0.35 | 0.50 | 0.014 | 0.020 |
| C | 0.10 | 0.20 | 0.007 | 0.011 |
| D | 9.90 | 10.50 | 0.390 | 0.413 |
| E | 5.10 | 5.45 | 0.201 | 0.215 |
| е | 1.27 BSC | | 0.050 BSC | |
| HE | 7.40 | 8.20 | 0.291 | 0.323 |
| L | 0.50 | 0.85 | 0.020 | 0.033 |
| LE | 1.10 | 1.50 | 0.043 | 0.059 |
| М | 0 ° | 10 ° | 0 ° | 10 ° |
| Q ₁ | 0.70 | 0.90 | 0.028 | 0.035 |
| Z | | 0.78 | | 0.031 |

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications and actual performance may liability of the second to the second intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, ad distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, and claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative