

# FemtoClock® NG Crystal-to-HCSL Clock Generator

**DATASHEET** 


#### GENERAL DESCRIPTION

The 841654 is an optimized PCIe and sRIO clock generator. The device uses a 25MHz parallel crystal to generate 100MHz and 125MHz clock signals, replacing solutions requiring multiple oscillator and fanout buffer solutions. The device has excellent phase jitter (< 1ps rms) suitable to clock components requiring precise and low-jitter PCIe or sRIO or both clock signals. Designed for telecom, networking and industrial applications, the 841654 can also drive the high-speed sRIO and PCIe SerDes clock inputs of communication processors, DSPs, switches and bridges.


#### **FEATURES**

- Four differential HCSL clock outputs: configurable for PCIe (100MHz) and sRIO (100MHz or 125MHz) clock signals One REF\_OUT LVCMOS/LVTTL clock output
- Selectable crystal oscillator interface, 25MHz, 18pF parallel resonant crystal or LVCMOS/LVTTL single-ended reference clock input
- Supports the following output frequencies: 100MHz or 125MHz
- VCO: 500MHz
- · PLL bypass and output enable
- RMS phase jitter at 100MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.44ps (typical)
- Full 3.3V power supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



28-Lead TSSOP

6.1mm x 9.7mm x 0.925mm package body **G Package** Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	T	уре	Description
1, 18	V	Power		Core supply pins.
2	REF_OUT	Output		Single-ended reference frequency clock output. LVCMOS/LVTTL interface levels.
3, 7, 15, 22	GND	Power		Power supply ground.
4, 5, 8, 9	QA0, nQA0, QA1, nQA1	Ouput		Differential Bank A output pairs. HCSL interface levels.
6	V <sub>DDOA</sub>	Power		Output supply pin for Bank A outputs.
10	nREF_OE	Input	Pullup	Active low REF_OUT enable/disable. See Table 3E. LVCMOS/LVTTL interface levels.
11	BYPASS	Input	Pulldown	Selects PLL operation/PLL bypass operation. See Table 3C. LVCMOS/LVTTL interface levels.
12	REF_IN	Input	Pulldown	Single-ended PLL reference clock input. LVCMOS/LVTTL interface levels.
13	REF_SEL	Input	Pulldown	Reference select. Selects the input reference source. See Table 3B. LVCMOS/LVTTL interface levels.
14	V <sub>DDA</sub>	Power		Analog supply pin.
16, 17	XTAL_OUT, XTAL_IN	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input. (PLL reference.)
19	MR/nOE	Input	Pulldown	Active HIGH master reset. Active LOW output enable. When logic HIGH, the internal dividers are reset and the differential outputs are in high impedance (HiZ). When logic LOW, the internal dividers and the differential outputs are enabled. See Table 3D. LVCMOS/LVTTL interface levels.
20, 21 24, 25	nQB1, QB1 nQB0, QB0	Output		Differential Bank B output pairs. HCSL interface levels.
23	V <sub>DDOB</sub>	Power		Output supply pin for Bank B outputs.
26, 27	FSEL1, FSEL0	Input	Pulldown	Output frequency select pins. LVCMOS/LVTTL interface levels.
28	IREF	Output		HCSL current reference external resistor output. A fixed precision resistor (RREF = $475\Omega$ ) from this pin to ground provides a reference current used for differential current-mode QA[0:1]/nQA[0:1] and QB[0:1]/nQB[0:1] clock outputs.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input PullupResistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ



Table 3A. FSELx Function Table ( $f_{ref} = 25MHz$ )

Inputs			Outputs Frequency Settings		
FSEL1	FSEL1 FSEL0 M		QA0:1/nQA0:1	QB0:1/nQB0:1	
0	0	20	VCO/5 (100MHz)	VCO/5 (100MHz) (default)	
0	1	20	VCO/5 (100MHz)	VCO/4 (125MHz)	
1	0	20	VCO/5 (100MHz)	QB0:1 = L, nQB0:1 = H	
1	1	20	VCO/4 (125MHz)	VCO/4 (125MHz)	

#### TABLE 3B. REF\_SEL FUNCTION TABLE

Input				
REF_SEL Input Reference				
0	XTAL (default)			
1	REF_IN			

TABLE 3C. BYPASS FUNCTION TABLE

Input				
BYPASS	PLL Configuration NOTE 1			
0	PLL on (default)			
1	PLL bypassed (QA, QB = fref/N)			

NOTE 1: Asynchronous function.

#### TABLE 3D. MR/nOE FUNCTION TABLE

Input				
MR/nOE	Function <sup>NOTE 1</sup>			
0	Outputs enabled (default)			
1	Device reset, outputs disabled (High Impedance)			

NOTE 1: Asynchronous function.

#### TABLE 3E. nREF\_OE FUNCTION TABLE

Input				
nREF_OE	Function <sup>NOTE 1</sup>			
0	REF_OUT enabled			
1	REF_OUT disabled (High Impedance) (default)			

NOTE 1: Asynchronous function.



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{_{\parallel}}$  -0.5V to  $V_{_{DD}}$  + 0.5V

Outputs,  $V_{\odot}$  -0.5V to  $V_{\tiny DDOX} + 0.5V$ 

Package Thermal Impedance,  $\theta_{_{JA}}$  64.4°C/W (0 Ifpm) Storage Temperature, T -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V	Analog Supply Voltage		V <sub>DD</sub> - 0.20	3.3	3.465	V
V V DDOB	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current	Unterminated			85	mA
DDA	Analog Supply Current	Unterminated			20	mA
I and I DDOB	Output Supply Current	Unterminated, RREF = 475 ± 1%			5	mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	Input High Voltage		2		V <sub>DD</sub> + 0.3	V
V	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	REF_IN, REF_SEL, BYPASS, MR/nOE, FSEL0, FSEL1	V <sub>DD</sub> = V <sub>IN</sub> = 3.465 V			150	μА
		nREF_OE	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Input Low Current	REF_IN, REF_SEL, BYPASS, MR/nOE, FSEL0, FSEL1	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-5			μΑ
i TIL		nREF_OE	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-150			μА
V <sub>OH</sub>	Ouput High Voltage; NOTE 1	REF_OUT	V <sub>DD</sub> = 3.465V	2.6			V
V <sub>oL</sub>	Ouput Low Voltage; NOTE 1	REF_OUT	V <sub>DD</sub> = 3.465V			0.5	V
Z <sub>out</sub>	Output Impedance	REF_OUT	$V_{_{DD}} = 3.465V$		20		Ω

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DD}/2$ . See Parameter Measurement Information Section, Output Load Test Circuit diagram.



TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fu	ındamenta	I	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 6A. LVCMOS AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency	REF_OUT			25		MHz
	Output Rise/Fall Time		20% to 80%	0.60		1.80	ns
odc	Output Duty Cycle			49		51	%

Table 6B. HCSL AC Characteristics,  $V_{_{DD}} = V_{_{DDOA}} = V_{_{DDOB}} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Output Fraguanay		VCO/5		100		MHz
MAX	Output Frequency	Output Frequency			125		MHz
f::+(O)	RMS Phase Jitter (Rando	om);	100MHz, (1.875MHz - 20MHz)		0.44		ps
<i>t</i> jit(Ø)	NOTE 1		125MHz, (1.875MHz - 20MHz)		0.44		ps
<i>t</i> jit(cc)	Cycle-to-Cycle Jitter; NO	TE 3				35	ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 3	QAx/nQAx, QBx/nQBx				100	ps
t	PLL Lock Time					100	ms
V	Voltage High		125MHz	650	700	950	mV
V	Voltage Low			-150		150	mV
V	Max. Voltage, Overshoot					0.3	V
V	Min. Voltage, Undershoot			-0.3			V
V	Ringback Voltage					0.2	V
V	Absolute Crossing Voltag	е		200		550	mV
$\Delta {\sf V}_{\sf CROSS}$	Total Variation of V <sub>CROSS</sub> over all edges					160	mV
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	QAx/nQAx, QBx/nQBx	measured between 0.175V to 0.525V	100		700	ps
$\Delta t_{B}/\Delta t_{E}$	Rise/Fall Time Variation					125	ps
odc	Output Duty Cycle	QAx/nQAx, QBx/nQBx		48		52	%

NOTE: All specifications are taken at 100MHz and 125MHz.


NOTE 1: Please refer to the Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.









## PARAMETER MEASUREMENT INFORMATION







#### HCSL OUTPUT LOAD AC TEST CIRCUIT




#### HCSL OUTPUT LOAD AC TEST CIRCUIT



#### 3.3V LVCMOS OUTPUT LOAD AC TEST CIRCUIT



#### **RMS PHASE JITTER**





#### CYCLE-TO-CYCLE JITTER

**HCSL OUTPUT SKEW** 




# PARAMETER MEASUREMENT INFORMATION, CONTINUED






#### LVCMOS OUTPUT RISE/FALL TIME


#### LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD






#### DIFFERENTIAL MEASUREMENT POINTS FOR RISE/FALL TIME

#### DIFFERENTIAL MEASUREMENT POINTS FOR DUTY CYCLE/PERIOD






SE MEASUREMENT POINTS FOR DELTA CROSS POINT

DIFFERENTIAL MEASUREMENT POINTS FOR RINGBACK



## PARAMETER MEASUREMENT INFORMATION, CONTINUED



SE MEASUREMENT POINTS FOR ABSOLUTE CROSS POINT/SWING

## **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 841654 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V  $_{\rm DD}$ , V  $_{\rm DDA}$ , V  $_{\rm DDA}$  and V  $_{\rm DDOB}$  should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic V  $_{\rm DD}$  pin and also shows that V  $_{\rm DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu{\rm F}$  bypass capacitor be connected to the V  $_{\rm DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CRYSTAL INPUTS**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### REF\_IN INPUT

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the REF\_IN to ground.

#### LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **OUTPUTS:**

#### **HCSL OUTPUTS**

All unused HCSL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### LVCMOS OUTPUT

The unused LVCMOS output can be left floating. We recommend that there is no trace attached.



#### **CRYSTAL INPUT INTERFACE**

The 841654 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 2 below were

determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE

#### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE



#### SCHEMATIC LAYOUT

Figure 4 shows an example of 841654 application schematic. In this example, the device is operated at  $V_{\rm cc}$  = 3.3V. The 18pF parallel resonant 25MHz crystal is used. The C1 = 27pF and C2 = 27pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted

for optimizing frequency accuracy. One example of HCSL and one example of LVCMOS terminations are shown in this schematic. The decoupling capacitors should be located as close as possible to the power pin.




FIGURE 4. 841654 SCHEMATIC LAYOUT



## Power Considerations

This section provides information on power dissipation and junction temperature for the 841654. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 841654 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{nn} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 3.465V \* 85mA = 294.5mW
- Power (outputs)<sub>MAX</sub> = 50.06mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 50.06mW = 200.24mW

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 294.5mW + 200.24mW = 494.74mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for T<sub>j</sub> is as follows: T<sub>j</sub> =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in Section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\text{\tiny JA}}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 64.5°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:  $85^{\circ}\text{C} + 0.495\text{W} * 64.5^{\circ}\text{C/W} = 116.9^{\circ}\text{C}$ . This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 7. Thermal Resistance $\theta_{JA}$ for 28-Lead TSSOP, Forced Convection

θ <sub>JA</sub> by Velocity (Meters per Second)				
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 64.5°C/W	<b>1</b> 60.4°C/W	<b>2.5</b> 58.5°C/W	



#### 3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in Figure 4.




FIGURE 4. HCSL DRIVER CIRCUIT AND TERMINATION

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a  $50\Omega$  load to ground.

The highest power dissipation occurs when  $V_{\tiny DD}$  is HIGH.

Power = 
$$(V_{DD\_HIGH} - V_{OUT}) * I_{OUT}$$
, since  $V_{OUT} = I_{OUT} * R_L$   
=  $(V_{DD\_HIGH} - I_{OUT} * R_L) * I_{OUT}$   
=  $(3.465V - 17mA * 50\Omega) * 17mA$ 

Total Power Dissipation per output pair = 50.06mW



#### **RECOMMENDED TERMINATION**

Figure 5A is the recommended termination for applications which require the receiver and driver to be on a separate PCB. All traces should be  $50\Omega$  impedance.




FIGURE 5A. RECOMMENDED TERMINATION

Figure 5B is the recommended termination for applications which require a point to point connection and contain the driver and receiver on the same PCB. All traces should all be  $50\Omega$  impedance.




FIGURE 5B. RECOMMENDED TERMINATION



## RELIABILITY INFORMATION

Table 8.  $\theta_{_{JA}} \text{vs. Air Flow Table for 28 Lead TSSOP}$ 

### $\theta_{JA}$ by Velocity (Meters per Second)

Multi-Layer PCB, JEDEC Standard Test Boards

64.5°C/W

60.4°C/W

**2.5** 58.5°C/W

#### TRANSISTOR COUNT

The transistor count for 841654 is: 2954

## PACKAGE OUTLINE AND PACKAGE DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 28 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

CYMPOL	Millimeters		
SYMBOL	Minimum	Maximum	
N	28		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	9.60	9.80	
E	8.10 BASIC		
E1	6.00	6.20	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



#### TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS841654AGILF	ICS841654AGILF	28 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS841654AGILFT	ICS841654AGILF	28 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



#### REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
А	T10	16	Ordering Information - removed leaded devices. Updated data sheet format.	4/20/15



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2015. All rights reserved.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology): 841654AGILF 841654AGILFT