## SN74LV4040A-EP 12 BIT ASYNCHRONOUS BINARY COUNTERS


SGDS030-SEPTEMBER 2007

#### **FEATURES**

- Controlled Baseline
  - One Assembly
  - Test Site
  - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## SN74LV4040A . . . PW PACKAGE (TOP VIEW)



#### DESCRIPTION/ORDERING INFORMATION

The SN74LV4040A device is a 12 bit asynchronous binary counter with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	TSSOP – PW	Reel of 2000	SN74LV4040AMPWREP	LW040A

- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
  website at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# FUNCTION TABLE (each buffer)

INP	UTS	FUNCTION
CLK	CLR	
1	L	No change
<b>↓</b>	L	Advance to next stage
X	Н	All outputs L

#### **LOGIC DIAGRAM (POSITIVE LOGIC)**



## Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
VI	Input voltage range (2)		-0.5	7	V
Vo	Voltage range applied to any output in the high	Voltage range applied to any output in the high-impedance or power-off state (2)			V
Vo	Output voltage range (2)(3)		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
$\theta_{JA}$	Package thermal impedance (4)			108	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5 V maximum.

<sup>4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



## Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
V	Lligh level input voltage	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	V <sub>CC</sub> × 0.7		V
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		$V_{CC}\times 0.3$	V
۷IL	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{\text{CC}} \times 0.3$	V
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		$V_{\text{CC}} \times 0.3$	
$V_{I}$	Input voltage		0	5.5	V
$V_O$	Output voltage		0	V <sub>CC</sub>	V
		$V_{CC} = 2 V$		-50	
	High-level output current	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		-2	mA
I <sub>OH</sub>	riigii-ievei output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6	ША
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		-12	
		$V_{CC} = 2 V$		50	μΑ
1	Low-level output current	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		2	
l <sub>OL</sub>	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6	mA
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		12	
		$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		200	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		20	
T <sub>A</sub>	Operating free-air temperature		-55	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
	$I_{OH} = -50 \mu A$	2 V to 5.5 V	V <sub>CC</sub> - 0.1			
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
V <sub>OH</sub>	$I_{OH} = -6 \text{ mA}$	3 V	2.48			V
	I <sub>OH</sub> = -12 mA	4.5 V	3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1	V
V	I <sub>OL</sub> = 2 mA	2.3 V			0.4	
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V			0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V			0.55	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ
I <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0			5	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.9		рF

## SN74LV4040A-EP 12 BIT ASYNCHRONOUS BINARY COUNTERS





#### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C MIN MAX		MIN MAX		UNIT	
					IVIIIV	IVIAA	UNIT	
t Dules direction	CLK high or low	7		7		20		
ı <sub>w</sub>	t <sub>w</sub> Pulse duration	CLR high	6.5		6.5		ns	
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	6.5		6.5		ns	

#### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C MIN MAX		MINI	MAX	UNIT	
					MIN	WAX	UNII	
	Dulas duration	CLK high or low	5		5		ns	
ι <sub>w</sub>	t <sub>w</sub> Pulse duration	CLR high	5		5			
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	5		5		ns	

#### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C MIN M			
			MIN	MAX	IVIIIN	MAX	UNIT	
Date describes	Dulas duration	CLK high or low	5		5		ns	
ı <sub>w</sub>	t <sub>w</sub> Pulse duration	CLR high	5		5			
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	5		5		ns	

## **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER				MIN	TYP	MAX	IVIIIN	WIAA	UNIT
f <sub>max</sub>			$C_L = 50 pF$	40	95		35		MHz
t <sub>PLH</sub>	CLK	Q <sub>A</sub>	C <sub>L</sub> = 50 pF		10.5	24.1	1	28	ns
t <sub>PHL</sub>					10.5	24.1	1	28	115
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 50 pF		11.7	24.5	1	28	ns
$\Delta t_{pd}$	$Q_n$	Q <sub>n+1</sub>	$C_L = 50 pF$		1.7	11.1		10.8	ns

# SN74LV4040A-EP 12 BIT ASYNCHRONOUS BINARY COUNTERS

SGDS030-SEPTEMBER 2007

## **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER				MIN	TYP	MAX	IVIIIN	WAA	UNIT
f <sub>max</sub>			C <sub>L</sub> = 50 pF	55	130		50		MHz
t <sub>PLH</sub>	CLK	0	C <sub>L</sub> = 50 pF		7.5	15.4	1	17.5	
t <sub>PHL</sub>	CLK	$Q_A$	CL = 50 pr		7.5	15.4	1	17.5	ns
t <sub>PHL</sub>	CLR	Any Q	$C_L = 50 pF$		9	16.3	1	18.5	ns
$\Delta t_{pd}$	Q <sub>n</sub>	Q <sub>n+1</sub>	$C_L = 50 pF$		1.2	5.4		6.6	ns

## **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)			MIN	TYP	MAX	IVIIIN	WAA	ONIT
f <sub>max</sub>			$C_L = 50 pF$	95	185		80		MHz
t <sub>PLH</sub>	CLK	$Q_{A}$	$Q_A$ $C_L = 50 \text{ pF}$		5.3	9.3	1	10.5	20
t <sub>PHL</sub>					5.3	9.3	1	10.5	ns
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 50 pF		6.8	10.6	1	12	ns
$\Delta t_{pd}$	Q <sub>n</sub>	Q <sub>n+1</sub>	C <sub>L</sub> = 50 pF		0.8	4.0		5.5	ns

#### **Noise Characteristics**

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{-(1)}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V <sub>OL</sub>		0.5	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.5	-0.8	V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

<sup>(1)</sup> Characteristics are for surface-mount packages only.


#### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST C	ONDITIONS	V <sub>CC</sub>	TYP	UNIT
0	Down discinction conscitones	C	f = 10 MHz	3.3 V	11.9	~ ا
$C_{pd}$	Power dissipation capacitance	$C_L = 50 \text{ pF},$	I = IU WINZ	5 V	13.1	рF



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 Mhz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4040AMPWREP	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LW040A	Samples
V62/07630-01XE	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LW040A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

6-Feb-2020

#### OTHER QUALIFIED VERSIONS OF SN74LV4040A-EP:

● Catalog: SN74LV4040A

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

## PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4040AMPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LV4040AMPWREP	TSSOP	PW	16	2000	367.0	367.0	35.0	



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated