

PIC24FJ256GB110 Family Data Sheet

64/80/100-Pin, 16-Bit Flash Microcontrollers with USB On-The-Go (OTG)

© 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/80/100-Pin, 16-Bit Flash Microcontrollers with USB On-The-Go (OTG)

Power Management:

- On-Chip 2.5V Voltage Regulator
- · Switch between Clock Sources in Real Time
- Idle, Sleep and Doze modes with Fast Wake-up and Two-Speed Start-up
- Run mode: 1 mA/MIPS, 2.0V Typical
- Sleep mode Current Down to 100 nA Typical
- Standby Current with 32 kHz Oscillator: 2.5 μA, 2.0V typical

Universal Serial Bus Features:

- USB v2.0 On-The-Go (OTG) Compliant
- Dual Role Capable can act as either Host or Peripheral
- Low-Speed (1.5 Mb/s) and Full-Speed (12 Mb/s) USB
 Operation in Host mode
- Full-Speed USB Operation in Device mode
- · High-Precision PLL for USB
- Internal Voltage Boost Assist for USB Bus Voltage Generation
- Interface for Off-Chip Charge Pump for USB Bus Voltage Generation
- Supports up to 32 Endpoints (16 bidirectional):
- USB Module can use any RAM location on the device as USB endpoint buffers
- On-Chip USB Transceiver with On-Chip Voltage Regulator
- Interface for Off-Chip USB Transceiver
- · Supports Control, Interrupt, Isochronous and Bulk Transfers
- · On-Chip Pull-up and Pull-Down Resistors

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation at 32 MHz
- 8 MHz Internal Oscillator
- 17-Bit x 17-Bit Single-Cycle Hardware Multiplier
- · 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture with Flexible Addressing modes
- Linear Program Memory Addressing, Up to 12 Mbytes
- Linear Data Memory Addressing, Up to 64 Kbytes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Analog Features:

- 10-Bit, Up to 16-Channel Analog-to-Digital (A/D) Converter at 500 ksps:
- Conversions available in Sleep mode
- Three Analog Comparators with Programmable Input/ Output Configuration
- Charge Time Measurement Unit (CTMU)

		(s	(1		Rema	ppabl	e Peripl	nerals			Ē					
Device	Pins	Program Memory (Bytes)	SRAM (Bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/ PWM Output	UART w/IrDA [®]	IdS	I²C™	10-Bit A/D (ch)	Comparators	dSd/dWd	JTAG	CTMU	USBOTG
PIC24FJ64GB106	64	64K	16K	29	5	9	9	4	3	3	16	3	Y	Y	Y	Y
PIC24FJ128GB106	64	128K	16K	29	5	9	9	4	3	3	16	3	Y	Y	Y	Y
PIC24FJ192GB106	64	192K	16K	29	5	9	9	4	3	3	16	3	Y	Y	Y	Y
PIC24FJ256GB106	64	256K	16K	29	5	9	9	4	3	3	16	3	Y	Υ	Υ	Y
PIC24FJ64GB108	80	64K	16K	40	5	9	9	4	3	3	16	3	Y	Y	Υ	Y
PIC24FJ128GB108	80	128K	16K	40	5	9	9	4	3	3	16	3	Y	Y	Υ	Y
PIC24FJ192GB108	80	192K	16K	40	5	9	9	4	3	3	16	3	Y	Υ	Υ	Y
PIC24FJ256GB108	80	256K	16K	40	5	9	9	4	3	3	16	3	Y	Y	Υ	Y
PIC24FJ64GB110	100	64K	16K	44	5	9	9	4	3	3	16	3	Y	Y	Y	Y
PIC24FJ128GB110	100	128K	16K	44	5	9	9	4	3	3	16	3	Y	Y	Υ	Y
PIC24FJ192GB110	100	192K	16K	44	5	9	9	4	3	3	16	3	Y	Y	Υ	Y
PIC24FJ256GB110	100	256K	16K	44	5	9	9	4	3	3	16	3	Y	Υ	Υ	Y


Peripheral Features:

- Peripheral Pin Select (PPS):
 - Allows independent I/O mapping of many peripherals at run time
 - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
 - Up to 44 available pins (100-pin devices)
- Three 3-Wire/4-Wire SPI modules (supports 4 Frame modes) with 8-Level FIFO Buffer
- Three I²C[™] modules support Multi-Master/Slave modes and 7-Bit/10-Bit Addressing
- Four UART modules:
 - Supports RS-485, RS-232, LIN/J2602 protocols and $\text{IrDA}^{\textcircled{R}}$
 - On-chip hardware encoder/decoder for IrDA
 - Auto-wake-up and Auto-Baud Detect (ABD)
 - 4-level deep FIFO buffer
- Five 16-Bit Timers/Counters with Programmable Prescaler
- Nine 16-Bit Capture Inputs, each with a Dedicated Time Base
- Nine 16-Bit Compare/PWM Outputs, each with a Dedicated Time Base
- 8-Bit Parallel Master Port (PMP/PSP):
 - Up to 16 address pins
- Programmable polarity on control lines
- Hardware Real-Time Clock/Calendar (RTCC):
 Provides clock, calendar and alarm functions
- Programmable Cyclic Redundancy Check (CRC) Generator
- Up to 5 External Interrupt Sources


Special Microcontroller Features:

- Operating Voltage Range of 2.0V to 3.6V
- Self-Reprogrammable under Software Control
- 5.5V Tolerant Input (digital pins only)
- Configurable Open-Drain Outputs on Digital I/O
- High-Current Sink/Source (18 mA/18 mA) on all I/O
- Selectable Power Management modes:
- Sleep, Idle and Doze modes with fast wake-upFail-Safe Clock Monitor Operation:
- Detects clock failure and switches to on-chip, Low-Power RC Oscillator
- On-Chip LDO Regulator
- Power-on Reset (POR), Power-up Timer (PWRT), Low-Voltage Detect (LVD) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with On-Chip. Low-Power RC Oscillator for Reliable Operation
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Debug (ICD) via 2 Pins
- · JTAG Boundary Scan and Programming Support
- Brown-out Reset (BOR)
- Flash Program Memory:
 - 10,000 erase/write cycle endurance (minimum)
 - 20-year data retention minimum
 - Selectable write protection boundary
 - Write protection option for Flash Configuration Words

Pin Diagram (64-Pin TQFP and QFN)



Pin Diagram (80-Pin TQFP)



Pin Diagram (100-Pin TQFP)




Table of Contents

1.0	Device Overview	11
2.0	Guidelines for Getting Started with 16-bit Microcontrollers	
3.0	CPU	
4.0	Memory Organization	39
5.0	Flash Program Memory	63
6.0	Resets	
7.0	Interrupt Controller	77
8.0	Oscillator Configuration	121
9.0	Power-Saving Features	131
10.0	I/O Ports	133
11.0	Timer1	161
12.0	Timer2/3 and Timer4/5	163
13.0	Input Capture with Dedicated Timers	169
14.0	Output Compare with Dedicated Timers	173
15.0	Serial Peripheral Interface (SPI)	181
16.0	Inter-Integrated Circuit (I ² C™)	191
17.0	Universal Asynchronous Receiver Transmitter (UART)	199
18.0	Universal Serial Bus with On-The-Go Support (USB OTG)	207
19.0	Parallel Master Port (PMP)	
20.0	Real-Time Clock and Calendar (RTCC)	251
21.0	Programmable Cyclic Redundancy Check (CRC) Generator	263
22.0	10-Bit High-Speed A/D Converter	267
23.0	Triple Comparator Module	277
24.0	Comparator Voltage Reference	281
25.0	Charge Time Measurement Unit (CTMU)	283
26.0	Special Features	287
27.0	Development Support	
28.0	Instruction Set Summary	303
29.0	Electrical Characteristics	311
30.0	Packaging Information	327
Appe	ndix A: Revision History	341
	/icrochip Web Site	
	mer Change Notification Service	
Custo	mer Support	349
	er Response	
Produ	Ict Identification System	351

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ64GB106 PIC24FJ192GB108
- PIC24FJ128GB106
 - PIC24FJ256GB108
- PIC24FJ192GB106 PIC24FJ64GB110
- PIC24FJ256GB106 PIC24FJ128GB110
- PIC24FJ64GB108 PIC24FJ192GB110
- PIC24FJ128GB108 PIC24FJ256GB110

This expands on the existing line of Microchip's 16-bit microcontrollers, combining an expanded peripheral feature set and enhanced computational performance with a new connectivity option: USB On-The-Go. The PIC24FJ256GB110 family provides a new platform for high-performance USB applications, which may need more than an 8-bit platform, but don't require the power of a digital signal processor.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages such as 'C'
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FJ256GB110 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

• **On-the-Fly Clock Switching:** The device clock can be changed under software control to the Timer1 source or the internal, Low-Power RC Oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.

- **Doze Mode Operation:** When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ256GB110 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- A Fast Internal Oscillator (FRC) with a nominal 8 MHz output, which can also be divided under software control to provide clock speeds as low as 31 kHz.
- A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes and the FRC Oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC Oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor. This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. The consistent pinout scheme used throughout the entire family also aids in migrating from one device to the next larger, or even in jumping from 64-pin to 100-pin devices.

The PIC24F family is pin-compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

1.2 USB On-The-Go

With the PIC24FJ256GB110 family of devices, Microchip introduces USB On-The-Go functionality on a single chip to its product line. This new module provides on-chip functionality as a target device compatible with the USB 2.0 standard, as well as limited stand-alone functionality as a USB embedded host. By implementing USB Host Negotiation Protocol (HNP), the module can also dynamically switch between device and host operation, allowing for a much wider range of versatile USB-enabled applications on a microcontroller platform.

In addition to USB host functionality, PIC24FJ256GB110 family devices provide a true single-chip USB solution, including an on-chip transceiver and voltage regulator, and a voltage boost generator for sourcing bus power during host operations.

1.3 Other Special Features

- Peripheral Pin Select: The Peripheral Pin Select (PPS) feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- **Communications:** The PIC24FJ256GB110 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are three independent I²C modules that support both Master and Slave modes of operation. Devices also have, through the Peripheral Pin Select feature, four independent UARTs with built-in IrDA encoder/decoders and three SPI modules.
- Analog Features: All members of the PIC24FJ256GB110 family include a 10-bit A/D Converter module and a triple comparator module. The A/D module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- **CTMU Interface:** In addition to their other analog features, members of the PIC24FJ256GB110 family include the brand new CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.

- Parallel Master/Enhanced Parallel Slave Port: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit and 16-bit data transfers with up to 16 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.

1.4 Details on Individual Family Members

Devices in the PIC24FJ256GB110 family are available in 64-pin, 80-pin and 100-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in four ways:

- Flash program memory (64 Kbytes for PIC24FJ64GB1 devices, 128 Kbytes for PIC24FJ128GB1 devices, 192 Kbytes for PIC24FJ192GB1 devices and 256 Kbytes for PIC24FJ256GB1 devices).
- Available I/O pins and ports (51 pins on 6 ports for 64-pin devices, 65 pins on 7 ports for 80-pin devices and 83 pins on 7 ports for 100-pin devices).
- 3. Available Interrupt-on-Change Notification (ICN) inputs (49 on 64-pin devices, 63 on 80-pin devices and 81 on 100-pin devices).
- 4. Available remappable pins (29 pins on 64-pin devices, 40 pins on 80-pin devices and 44 pins on 100-pin devices)

All other features for devices in this family are identical. These are summarized in Table 1-1.

A list of the pin features available on the PIC24FJ256GB110 family devices, sorted by function, is shown in Table 1-4. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

Features	64GB106	128GB106	192GB106	256GB106				
Operating Frequency		DC – 3	32 MHz	-				
Program Memory (bytes)	64K	128K	192K	256K				
Program Memory (instructions)	22,016	44,032	67,072	87,552				
Data Memory (bytes)		16,	384	•				
Interrupt Sources (soft vectors/NMI traps)		66 (62/4)					
I/O Ports		Ports B, C	, D, E, F, G					
Total I/O Pins		5	51					
Remappable Pins		29 (28 I/O,	1 Input only)					
Timers:								
Total Number (16-bit)		5	(1)					
32-Bit (from paired 16-bit timers)		:	2					
Input Capture Channels		9 ⁽¹⁾						
Output Compare/PWM Channels		9 ⁽¹⁾						
Input Change Notification Interrupt		4	.9					
Serial Communications:								
UART	4(1)							
SPI (3-wire/4-wire)		3	(1)					
I ² C™		3						
Parallel Communications (PMP/PSP)		Yes						
JTAG Boundary Scan/Programming		Yes						
10-Bit Analog-to-Digital Module (input channels)		16						
Analog Comparators		3						
CTMU Interface		Yes						
Resets (and delays)		POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)						
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations							
Packages	64-Pin TQFP							

TABLE 1-1:DEVICE FEATURES FOR THE PIC24FJ256GB110 FAMILY: 64-PIN DEVICES

Note 1: Peripherals are accessible through remappable pins.

Features	64GB108	128GB108	192GB108	256GB108				
Operating Frequency		DC – 32 MHz						
Program Memory (bytes)	64K	64K 128K 192K 25						
Program Memory (instructions)	22,016	44,032	67,072	87,552				
Data Memory (bytes)		16,	384					
Interrupt Sources (soft vectors/NMI traps)		66 (62/4)					
I/O Ports		Ports A, B,	C, D, E, F, G					
Total I/O Pins		6	5					
Remappable Pins		40 (31 I/O,	9 Input only)					
Timers:								
Total Number (16-bit)		5	(1)					
32-Bit (from paired 16-bit timers)			2					
Input Capture Channels	9 ⁽¹⁾							
Output Compare/PWM Channels	9 ⁽¹⁾							
Input Change Notification Interrupt	63							
Serial Communications:								
UART	4 ⁽¹⁾							
SPI (3-wire/4-wire)		3	(1)					
I ² C™			3					
Parallel Communications (PMP/PSP)		Yes						
JTAG Boundary Scan/Programming		Yes						
10-Bit Analog-to-Digital Module (input channels)		16						
Analog Comparators			3					
CTMU Interface		Y	es					
Resets (and delays)		POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)						
Instruction Set	76 Base In	structions, Multiple	e Addressing Mod	e Variations				
Packages		80-Pin TQFP						


TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJ256GB110 FAMILY: 80-PIN DEVICES

Note 1: Peripherals are accessible through remappable pins.

Features	64GB110	128GB110	192GB110	256GB110				
Operating Frequency		DC – 3	2 MHz					
Program Memory (bytes)	64K	128K	192K	256K				
Program Memory (instructions)	22,016	44,032	67,072	87,552				
Data Memory (bytes)		16,	384					
Interrupt Sources (soft vectors/NMI traps)		66 (6	62/4)					
I/O Ports		Ports A, B, 0	C, D, E, F, G					
Total I/O Pins		8	3					
Remappable Pins		44 (32 I/O, 1	2 Input only)					
Timers:								
Total Number (16-bit)		5	(1)					
32-Bit (from paired 16-bit timers)		-	2					
Input Capture Channels		9 ⁽¹⁾						
Output Compare/PWM Channels		9 ⁽¹⁾						
Input Change Notification Interrupt		81						
Serial Communications:								
UART	4 ⁽¹⁾							
SPI (3-wire/4-wire)		3(1)						
I ² C™		3						
Parallel Communications (PMP/PSP)	Yes							
JTAG Boundary Scan/Programming		Yes						
10-Bit Analog-to-Digital Module (input channels)		16						
Analog Comparators		3						
CTMU Interface		Yes						
Resets (and delays)		POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)						
Instruction Set	76 Base In	76 Base Instructions, Multiple Addressing Mode Variations						
Packages	100-Pin TQFP							

TABLE 1-3:DEVICE FEATURES FOR THE PIC24FJ256GB110 FAMILY: 100-PIN DEVICES

Note 1: Peripherals are accessible through remappable pins.



	Pin Number					
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
AN0	16	20	25	I	ANA	A/D Analog Inputs.
AN1	15	19	24	I	ANA	
AN2	14	18	23	I	ANA	
AN3	13	17	22	I	ANA	
AN4	12	16	21	I	ANA	
AN5	11	15	20	I	ANA	
AN6	17	21	26	I	ANA	
AN7	18	22	27	I	ANA	
AN8	21	27	32	I	ANA	
AN9	22	28	33	I	ANA	
AN10	23	29	34	I	ANA	
AN11	24	30	35	I	ANA	
AN12	27	33	41	I	ANA	
AN13	28	34	42	I	ANA	
AN14	29	35	43	I	ANA	
AN15	30	36	44	I	ANA	
AVDD	19	25	30	Р		Positive Supply for Analog modules.
AVss	20	26	31	Р	_	Ground Reference for Analog modules.
C1INA	11	15	20	I	ANA	Comparator 1 Input A.
C1INB	12	16	21	I	ANA	Comparator 1 Input B.
C1INC	5	7	11	I	ANA	Comparator 1 Input C.
C1IND	4	6	10	I	ANA	Comparator 1 Input D.
C2INA	13	17	22	I	ANA	Comparator 2 Input A.
C2INB	14	18	23	I	ANA	Comparator 2 Input B.
C2INC	8	10	14	I	ANA	Comparator 2 Input C.
C2IND	6	8	12	I	ANA	Comparator 2 Input D.
C3INA	55	69	84	I	ANA	Comparator 3 Input A.
C3INB	54	68	83	I	ANA	Comparator 3 Input B.
C3INC	48	60	74	I	ANA	Comparator 3 Input C.
C3IND	47	59	73	I	ANA	Comparator 3 Input D.
CLKI	39	49	63	Ι	ANA	Main Clock Input Connection.
CLKO	40	50	64	0		System Clock Output.
Logond:	TTL = TTL in				o	Schmitt Trigger input huffer

TABLE 1-4:	PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS

Legend: TTL = TTL input buffer

ANA = Analog level input/output

ST = Schmitt Trigger input buffer

 $I^2C^{TM} = I^2C/SMBus$ input buffer

		Pin Number			Input	
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Buffer	Description
CN0	48	60	74	Ι	ST	Interrupt-on-Change Inputs.
CN1	47	59	73	I	ST	
CN2	16	20	25	I	ST	
CN3	15	19	24	I	ST	
CN4	14	18	23	I	ST	
CN5	13	17	22	I	ST	
CN6	12	16	21	I	ST	
CN7	11	15	20	I	ST	
CN8	4	6	10	I	ST	
CN9	5	7	11	I	ST	
CN10	6	8	12	I	ST	
CN11	8	10	14	I	ST	1
CN12	30	36	44	I	ST	1
CN13	52	66	81	Ι	ST	1
CN14	53	67	82	I	ST	
CN15	54	68	83	I	ST	
CN16	55	69	84	I	ST	
CN17	31	39	49	I	ST	
CN18	32	40	50	1	ST	
CN19	_	65	80	I	ST	
CN20	_	37	47	I	ST	
CN21	_	38	48	1	ST	
CN22	40	50	64	I	ST	
CN23	39	49	63	1	ST	
CN24	17	21	26	1	ST	
CN25	18	22	27	1	ST	
CN26	21	27	32	1	ST	
CN27	22	28	33	1	ST	
CN28	23	29	34	1	ST	
CN29	24	30	35	1	ST	
CN30	27	33	41	1	ST	
CN31	28	34	42		ST	-
CN32	29	35	43		ST	
CN33			17		ST	1
CN34	_	_	38		ST	1
CN35	_	_	58		ST	1
CN36		_	59		ST	1
CN37		_	60	1	ST	1
CN38		_	61	1	ST	1
CN39			91	1	ST	4
CN39 CN40			91	1	ST	4
CN40 CN41	_	23	28		ST	4
CN41 CN42		23	20		ST	4
Legend:	TTL = TTL inp		29			L Schmitt Trigger input buffer

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

I I L Input buller ANA = Analog level input/output

SI = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus input buffer$

		Pin Number			Innut	
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
CN43	—	52	66	I	ST	Interrupt-on-Change Inputs.
CN44	—	53	67	I	ST	
CN45	_	4	6	I	ST	
CN46	—	_	7	I	ST	
CN47	—	5	8	I	ST	
CN48	_	_	9	I	ST	
CN49	46	58	72	I	ST	
CN50	49	61	76	I	ST	
CN51	50	62	77	I	ST	
CN52	51	63	78	I	ST	
CN53	42	54	68	Ι	ST]
CN54	43	55	69	Ι	ST	
CN55	44	56	70	Ι	ST]
CN56	45	57	71	I	ST	
CN57	—	64	79	I	ST	
CN58	60	76	93	I	ST	
CN59	61	77	94	I	ST	
CN60	62	78	98	I	ST	
CN61	63	79	99	I	ST	
CN62	64	80	100	I	ST	
CN63	1	1	3	I	ST	
CN64	2	2	4	I	ST	
CN65	3	3	5	I	ST	
CN66	—	13	18	I	ST	
CN67	—	14	19	I	ST	
CN68	58	72	87	I	ST	
CN69	59	73	88	I	ST	
CN70	—	42	52	I	ST	
CN71	33	41	51	I	ST	
CN74	—	43	53	I	ST	
CN75	—	_	40	I	ST	
CN76	—	_	39	I	ST	
CN77	—	75	90	Ι	ST	
CN78	—	74	89	Ι	ST	
CN79	—	_	96	Ι	ST	
CN80	—	_	97	Ι	ST	
CN81	—	_	95	Ι	ST	
CN82	—	_	1	Ι	ST	
CTED1	28	34	42	Ι	ANA	CTMU External Edge Input 1.
CTED2	27	33	41	I	ANA	CTMU External Edge Input 2.
CTPLS	29	35	43	0	—	CTMU Pulse Output.
CVREF	23	29	34	0	_	Comparator Voltage Reference Output.

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TT

TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer

 $I^2C^{TM} = I^2C/SMBus$ input buffer

		Pin Number				
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
D+	37	47	57	I/O	—	USB Differential Plus line (internal transceiver).
D-	36	46	56	I/O	_	USB Differential Minus line (internal transceiver).
DMH	46	58	72	0	_	D- External Pull-up Control Output.
DMLN	42	54	68	0	_	D- External Pull-down Control Output.
DPH	50	62	77	0	_	D+ External Pull-up Control Output.
DPLN	43	55	69	0	_	D+ External Pull-down Control Output.
ENVREG	57	71	86	I	ST	Voltage Regulator Enable.
INT0	46	58	72	I	ST	External Interrupt Input.
MCLR	7	9	13	I	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
OSCI	39	49	63	I	ANA	Main Oscillator Input Connection.
OSCO	40	50	64	0	ANA	Main Oscillator Output Connection.
PGEC1	15	19	24	I/O	ST	In-Circuit Debugger/Emulator/ICSP™ Programming Clock.
PGED1	16	20	25	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.
PGEC2	17	21	26	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock.
PGED2	18	22	27	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.
PGEC3	11	15	20	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock.
PGED3	12	16	21	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.
PMA0	30	36	44	I/O	ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	29	35	43	I/O	ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
PMA2	8	10	14	0	—	Parallel Master Port Address (Demultiplexed Master
PMA3	6	8	12	0	—	modes).
PMA4	5	7	11	0	—	
PMA5	4	6	10	0	—	
PMA6	16	24	29	0	—	
PMA7	22	23	28	0	—	
PMA8	32	40	50	0	—	
PMA9	31	39	49	0	—	
PMA10	28	34	42	0	—	
PMA11	27	33	41	0	—	
PMA12	24	30	35	0	—	
PMA13	23	29	34	0	- 1	
PMCS1	45	57	71	I/O	ST/TTL	Parallel Master Port Chip Select 1 Strobe/Address Bit 15.
PMCS2	44	56	70	0	ST	Parallel Master Port Chip Select 2 Strobe/Address Bit 14.
PMBE	51	63	78	0	—	Parallel Master Port Byte Enable Strobe.
Leaend:	TTL = TTL in					Schmitt Trigger input buffer

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

FunctionPMD0PMD1PMD2PMD3	64-Pin TQFP, QFN 60 61 62	80-Pin TQFP 76	100-Pin TQFP	I/O	Input Buffor	Description
PMD1 PMD2	61	76			O Buffer	·
PMD2			93	I/O	ST/TTL	Parallel Master Port Data (Demultiplexed Master mode) or
	62	77	94	I/O	ST/TTL	Address/Data (Multiplexed Master modes).
PMD3		78	98	I/O	ST/TTL	
	63	79	99	I/O	ST/TTL	
PMD4	64	80	100	I/O	ST/TTL	
PMD5	1	1	3	I/O	ST/TTL	
PMD6	2	2	4	I/O	ST/TTL	
PMD7	3	3	5	I/O	ST/TTL	
PMRD	53	67	82	0	_	Parallel Master Port Read Strobe.
PMWR	52	66	81	0	_	Parallel Master Port Write Strobe.
RA0	_	_	17	I/O	ST	PORTA Digital I/O.
RA1	_	_	38	I/O	ST	
RA2	_	_	58	I/O	ST	
RA3	_	_	59	I/O	ST	
RA4	_	_	60	I/O	ST	
RA5	_	_	61	I/O	ST	
RA6	_	_	91	I/O	ST	
RA7	_	_	92	I/O	ST	
RA9	_	23	28	I/O	ST	
RA10	_	24	29	I/O	ST	
RA14	_	52	66	I/O	ST	
RA15	_	53	67	I/O	ST	
RB0	16	20	25	I/O	ST	PORTB Digital I/O.
RB1	15	19	24	I/O	ST	
RB2	14	18	23	I/O	ST	
RB3	13	17	22	I/O	ST	
RB4	12	16	21	I/O	ST	
RB5	11	15	20	I/O	ST	
RB6	17	21	26	I/O	ST	
RB7	18	22	27	I/O	ST	
RB8	21	27	32	I/O	ST	
RB9	22	28	33	I/O	ST	
RB10	23	29	34	I/O	ST	
RB11	24	30	35	I/O	ST	
RB12	27	33	41	I/O	ST	1
RB13	28	34	42	I/O	ST	
RB14	29	35	43	I/O	ST	1
RB15	30	36	44	I/O	ST	1

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

		Pin Number				
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
RC1	_	4	6	I/O	ST	PORTC Digital I/O.
RC2	_		7	I/O	ST	
RC3	_	5	8	I/O	ST	
RC4	_	_	9	I/O	ST	
RC12	39	49	63	I/O	ST	
RC13	47	59	73	I/O	ST	
RC14	48	60	74	I/O	ST	
RC15	40	50	64	I/O	ST	
RCV	18	22	27	I	ST	USB Receive Input (from external transceiver).
RD0	46	58	72	I/O	ST	PORTD Digital I/O.
RD1	49	61	76	I/O	ST	
RD2	50	62	77	I/O	ST	
RD3	51	63	78	I/O	ST	
RD4	52	66	81	I/O	ST	
RD5	53	67	82	I/O	ST	
RD6	54	68	83	I/O	ST	
RD7	55	69	84	I/O	ST	
RD8	42	54	68	I/O	ST	
RD9	43	55	69	I/O	ST	
RD10	44	56	70	I/O	ST	
RD11	45	57	71	I/O	ST	
RD12	_	64	79	I/O	ST	
RD13	_	65	80	I/O	ST	
RD14	_	37	47	I/O	ST	
RD15	_	38	48	I/O	ST	
RE0	60	76	93	I/O	ST	PORTE Digital I/O.
RE1	61	77	94	I/O	ST	1
RE2	62	78	98	I/O	ST	1
RE3	63	79	99	I/O	ST	1
RE4	64	80	100	I/O	ST	1
RE5	1	1	3	I/O	ST	1
RE6	2	2	4	I/O	ST	1
RE7	3	3	5	I/O	ST	1
RE8	_	13	18	I/O	ST	1
RE9	_	14	19	I/O	ST	1
REFO	30	36	44	0	—	Reference Clock Output.
Legend:	TTL = TTL in	put buffer			ST = 5	Schmitt Trigger input buffer

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer

 $I^2C^{TM} = I^2C/SMBus$ input buffer

Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description			
RF0	58	72	87	I/O	ST	PORTF Digital I/O.			
RF1	59	73	88	I/O	ST				
RF2	—	42	52	I/O	ST				
RF3	33	41	51	I/O	ST				
RF4	31	39	49	I/O	ST	-			
RF5	32	40	50	I/O	ST				
RF8	—	43	53	I/O	ST				
RF12	_		40	I/O	ST	-			
RF13	_	_	39	I/O	ST				
RG0	_	75	90	I/O	ST	PORTG Digital I/O.			
RG1	_	74	89	I/O	ST				
RG2	37	47	57	I	ST				
RG3	36	46	56	I	ST	-			
RG6	4	6	10	I/O	ST				
RG7	5	7	11	I/O	ST	-			
RG8	6	8	12	I/O	ST				
RG9	8	10	14	I/O	ST				
RG12	_	_	96	I/O	ST	-			
RG13	_		97	I/O	ST	-			
RG14	_	_	95	I/O	ST				
RG15	_	_	1	I/O	ST	-			
RP0	16	20	25	I/O	ST	Remappable Peripheral (input or output).			
RP1	15	19	24	I/O	ST				
RP2	42	54	68	I/O	ST				
RP3	44	56	70	I/O	ST	-			
RP4	43	55	69	I/O	ST	-			
RP5	—	38	48	I/O	ST				
RP6	17	21	26	I/O	ST				
RP7	18	22	27	I/O	ST				
RP8	21	27	32	I/O	ST				
RP9	22	28	33	I/O	ST				
RP10	31	39	49	I/O	ST	1			
RP11	46	58	72	I/O	ST	1			
RP12	45	57	71	I/O	ST	1			
RP13	14	18	23	I/O	ST	1			
RP14	29	35	43	I/O	ST]			
RP15	_	43	53	I/O	ST	1			
RP16	33	41	51	I/O	ST	1			
RP17	32	40	50	I/O	ST	1			
RP18	11	15	20	I/O	ST	1			
RP19	6	8	12	I/O	ST	1			

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

Function	Pin Number							
	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description		
RP20	53	67	82	I/O	ST	Remappable Peripheral (input or output).		
RP21	4	6	10	I/O	ST			
RP22	51	63	78	I/O	ST			
RP23	50	62	77	I/O	ST	1		
RP24	49	61	76	I/O	ST			
RP25	52	66	81	I/O	ST			
RP26	5	7	11	I/O	ST			
RP27	8	10	14	I/O	ST			
RP28	12	16	21	I/O	ST	1		
RP29	30	36	44	I/O	ST	1		
RP30	_	42	52	I/O	ST	1		
RP31	_	_	39	I/O	ST			
RPI32	_	_	40	I	ST	Remappable Peripheral (input only).		
RPI33	_	13	18	I	ST			
RPI34	_	14	19	I	ST	1		
RPI35	_	53	67	I	ST	1		
RPI36	_	52	66	I	ST			
RPI37	48	60	74	I	ST	1		
RPI38	_	4	6	I	ST	1		
RPI39	_	_	7	I	ST	1		
RPI40	_	5	8	I	ST			
RPI41	—		9	I	ST			
RPI42	—	64	79	I	ST	1		
RPI43	_	37	47	I	ST			
RTCC	42	54	68	0	_	Real-Time Clock Alarm/Seconds Pulse Output.		
SCL1	44	56	66	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.		
SCL2	32	52	58	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.		
SCL3	2	2	4	I/O	l ² C	I2C3 Synchronous Serial Clock Input/Output.		
SDA1	43	55	67	I/O	l ² C	I2C1 Data Input/Output.		
SDA2	31	53	59	I/O	l ² C	I2C2 Data Input/Output.		
SDA3	3	3	5	I/O	l ² C	I2C3 Data Input/Output.		
SOSCI	47	59	73	I	ANA	Secondary Oscillator/Timer1 Clock Input.		
SOSCO	48	60	74	0	ANA	Secondary Oscillator/Timer1 Clock Output.		
T1CK	48	60	74	I	ST	Timer1 Clock.		
TCK	27	33	38	I	ST	JTAG Test Clock/Programming Clock Input.		
TDI	28	34	60	Ι	ST	JTAG Test Data/Programming Data Input.		
TDO	24	14	61	0	_	JTAG Test Data Output.		
TMS	23	13	17	I	ST	JTAG Test Mode Select Input.		
USBID	33	41	51	I	ST	USB OTG ID (OTG mode only).		
USBOEN	12	16	21	0	—	USB Output Enable Control (for external transceiver).		

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer

 $I^2C^{TM} = I^2C/SMBus$ input buffer

Function	Pin Number							
	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description		
VBUS	34	44	54	Р	—	USB Voltage, Host mode (5V).		
VBUSON	11	15	20	0	_	USB OTG External Charge Pump Control.		
VBUSST	58	72	87	I	ANA	USB OTG Internal Charge Pump Feedback Control.		
VCAP	56	70	85	Р		External Filter Capacitor Connection (regulator enabled).		
VCMPST1	58	72	87	I	ST	USB VBUS Boost Generator, Comparator Input 1.		
VCMPST2	59	73	88	I	ST	USB VBUS Boost Generator, Comparator Input 2.		
VCPCON	49	61	76	0		USB OTG VBUS PWM/Charge Output.		
Vdd	10, 26, 38	12, 32, 48	2, 16, 37, 46, 62	Р	—	Positive Supply for Peripheral Digital Logic and I/O Pins.		
VDDCORE	56	70	85	Р	_	Positive Supply for Microcontroller Core Logic (regulator disabled).		
VMIO	14	18	23	I/O	ST	USB Differential Minus Input/Output (external transceiver).		
VPIO	13	17	22	I/O	ST	USB Differential Plus Input/Output (external transceiver).		
VREF-	15	23	28	Ι	ANA	A/D and Comparator Reference Voltage (low) Input.		
VREF+	16	24	29	I	ANA	A/D and Comparator Reference Voltage (high) Input.		
Vss	9, 25, 41	11, 31, 51	15, 36, 45, 65, 75	Р	—	Ground Reference for Logic and I/O Pins.		
VUSB	35	45	55	Р	_	USB Voltage (3.3V)		

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer

ANA = Analog level input/output

ST = Schmitt Trigger input buffer

 $I^2C^{TM} = I^2C/SMBus$ input buffer

NOTES:

MCI R

Vss

Vdd

C1

C6⁽²⁾-

Ī

2.0 **GUIDELINES FOR GETTING STARTED WITH 16-BIT** MICROCONTROLLERS

2.1 **Basic Connection Requirements**

Getting started with the PIC24FJ256GB110 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVSS pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG/DISVREG and VCAP/VDDCORE pins (PIC24FJ devices only) (see Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- · OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

 VREF+/VREF- pins used when external voltage reference for analog modules is implemented

The AVDD and AVSS pins must always be Note: connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

RECOMMENDED FIGURE 2-1: MINIMUM CONNECTIONS C2⁽²⁾ Vdd ŹR1 20 /ss (1) (1) R2 (EN/DIS)VREG

PIC24FXXXX

VCAP/VDDCORE

20/

C4⁽²⁾

VDD

Vss

/SS

C7

C3(2)

Key (all values are recommendations):

AVDD

AVSS

C1 through C6: 0.1 µF, 20V ceramic

C7: 10 $\mu\text{F},\,6.3\text{V}$ or greater, tantalum or ceramic

C5⁽²⁾

R1: 10 kΩ

- R2: 100Ω to 470Ω
- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)" for explanation of ENVREG/DISVREG pin connections.
 - 2: The example shown is for a PIC24F device with five VDD/VSS and AVDD/AVSS pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



Overstress (EOS). Ensure that the MCLR pin

VIH and VIL specifications are met.

2.4 Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)

Note:	This section	applies	only	to	PIC24FJ
	devices with	an on-chi	p volta	age	regulator.

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:


- For ENVREG, tie to VDD to enable the regulator, or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator

Refer to **Section 26.2** "**On-Chip Voltage Regulator**" for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR (<5 Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata GRM21BF50J106ZE01 (10 μ F, 6.3V) or equivalent. Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 29.0 "Electrical Characteristics"** for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 29.0 "Electrical Characteristics"** for information on VDD and VDDCORE.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 27.0 "Development Support"**.

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.


Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-4: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins. Depending on the particular device, this is done by setting all bits in the ADnPCFG register(s), or clearing all bit in the ANSx registers.

All PIC24F devices will have either one or more ADnPCFG registers or several ANSx registers (one for each port); no device will have both. Refer to **Section 22.0 "10-Bit High-Speed A/D Converter"** for more specific information.

The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the ADC module, as follows:

- For devices with an ADnPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.

When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ADnPCFG or ANSx registers. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

NOTES:

3.0 CPU

Note:	This data sheet summarizes the features								
	of this group of PIC24F devices. It is not								
	intended to be a comprehensive reference								
	source. For more information, refer to the								
	"PIC24F Family Reference Manual",								
	Section 2. "CPU" (DS39703).								

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit, integer multiplication. All multiply instructions execute in a single cycle.


The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.


3.1 **Programmer's Model**

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory mapped.



Register(s) Name	Description				
W0 through W15	Working Register Array				
PC	23-Bit Program Counter				
SR	ALU STATUS Register				
SPLIM	Stack Pointer Limit Value Register				
TBLPAG	Table Memory Page Address Register				
PSVPAG	Program Space Visibility Page Address Register				
RCOUNT	Repeat Loop Counter Register				
CORCON	CPU Control Register				

FIGURE 3-2: PROGRAMMER'S MODEL



3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0					
	—	—	_	—	—	_	DC					
bit 15							bit 8					
R/W-0 ⁽	1) R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0					
IPL2 ⁽²⁾		IPL0 ⁽²⁾	RA	N	OV	Z	C					
bit 7		20	101			_	bit (
Legend:												
R = Read	able bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'						
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	x = Bit is unkr	nown						
bit 15-9	Unimplemer	nted: Read as '0	,									
bit 8	-	Unimplemented: Read as '0' DC: ALU Half Carry/Borrow bit										
		1 = A carry out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data)										
		of the result occurred										
	•	0 = No carry out from the 4th or 8th low-order bit of the result has occurred										
bit 7-5		IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)										
		111 = CPU interrupt priority level is 7 (15); user interrupts disabled										
		110 = CPU interrupt priority level is 6 (14) 101 = CPU interrupt priority Level is 5 (13)										
		100 = CPU interrupt priority level is 5 (13)										
		011 = CPU interrupt priority level is 3 (11)										
		010 = CPU interrupt priority level is 2 (10)										
		nterrupt priority l										
bit 4		000 = CPU interrupt priority level is 0 (8)										
511 4		RA: REPEAT Loop Active bit										
		1 = REPEAT loop in progress 0 = REPEAT loop not in progress										
bit 3		N: ALU Negative bit										
	-	1 = Result was negative										
	0 = Result w	0 = Result was non-negative (zero or positive)										
bit 2		OV: ALU Overflow bit										
		 1 = Overflow occurred for signed (2's complement) arithmetic in this arithmetic operation 0 = No overflow has occurred 										
bit 1	Z: ALU Zero	Z: ALU Zero bit										
	•	 1 = An operation which effects the Z bit has set it at some time in the past 0 = The most recent operation which effects the Z bit has cleared it (i.e., a non-zero result) 										
bit 0		c : ALU Carry/Borrow bit										
		1 = A carry out from the Most Significant bit of the result occurred										
		out from the Mo										
Note 1:	The IPL Status b	its are read-only	when NSTDI	S (INTCON1<1	5>) = 1.							
2:	The IPL Status b					n the CPU Inte	errupt Priority					
	Level (IPL). The	value in parenth	eses indicate	s the IPL when	IPL3 = 1.							

PIC24FJ256GB110 FAMILY

REGISTER 3-2. CORCON. OF CONTROL REGISTER	REGISTER 3-2:	CORCON: CPU CONTROL REGISTER
---	---------------	------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	_	—	—	—	
bit 15	-				•	•	bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
_	—	_	_	IPL3 ⁽¹⁾	PSV	—	
bit 7	-				•	•	bit 0
Legend:		C = Clearable	hit				

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space visible in data space
	0 = Program space not visible in data space
bit 1-0	Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

PIC24FJ256GB110 FAMILY

3.3.2 DIVIDER

The divide block supports signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided below in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and busses. This architecture also allows the direct access of program memory from the data space during code execution.


4.1 **Program Address Space**

The program address memory space of the PIC24FJ256GB110 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in **Section 4.3 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FJ256GB110 family of devices are shown in Figure 4-1.



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h, with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.

4.1.3 FLASH CONFIGURATION WORDS


In PIC24FJ256GB110 family devices, the top three words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration registers. The addresses of the Flash Configuration Word for devices in the PIC24FJ256GB110 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words does not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in **Section 26.1** "Configuration Bits".

TABLE 4-1:	FLASH CONFIGURATION
	WORDS FOR
	PIC24FJ256GB110 FAMILY
	DEVICES

Device	Program Memory (Words)	Configuration Word Addresses
PIC24FJ64GB	22,016	00ABFAh: 00ABFEh
PIC24FJ128GB	44,032	0157FAh: 0157FEh
PIC24FJ192GB	67,072	020BFAh: 020BFEh
PIC24FJ256GB	87,552	02ABFAh: 02ABFEh

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION




4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the program space visibility area (see **Section 4.3.3 "Reading Data from Program Memory Using Program Space Visibility"**). PIC24FJ256GB110 family devices implement a total of 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.



4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC^{\circledast} devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word which contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

4.2.4 SFR SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where SFRs are actually implemented, is shown in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-30.

			SFR	Space Add	ess							
	xx00	xx20	xx40	xx60	хх	80	xxA0	xxC0	xxE0			
000h		Core		ICN			Interrupts	_				
100h	Tim	ners	(Capture		Compare						
200h	l ² C™	UART	SPI/UART	SPI/I ² C	S	PI	UART	0				
300h	A/D	A/D/CTMU		—	_		—	_	_			
400h	_	—		_			USB		_			
500h	_	—		_	_	_	_					
600h	PMP	RTC/Comp	CRC	—		PPS						
700h	_	—	System	NVM/PMD	-	_	—	_	—			

TABLE 4-2:IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block

TABLE 4-3: CPU CORE REGISTERS MAP

IABLE	4-J.	CFUC			R2 MAP													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working F	Register 0								0000
WREG1	0002								Working F	Register 1								0000
WREG2	0004								Working F	Register 2								0000
WREG3	0006								Working F	Register 3								0000
WREG4	0008								Working F	Register 4								0000
WREG5	000A		Working Register 5												0000			
WREG6	000C	Working Register 6												0000				
WREG7	000E		Working Register 7												0000			
WREG8	0010	Working Register 8											0000					
WREG9	0012	Working Register 9											0000					
WREG10	0014								Working R	Register 10								0000
WREG11	0016	Working Register 10 Working Register 11											0000					
WREG12	0018								Working R	Register 12								0000
WREG13	001A								Working R	Register 13								0000
WREG14	001C								Working R	Register 14								0000
WREG15	001E								Working R	Register 15								0800
SPLIM	0020							Stack	Pointer Lin	nit Value Re	egister							xxxx
PCL	002E							Progra	m Counter I	Low Word F	Register							0000
PCH	0030				_	—		—	—			Progra	m Counter	Register Hig	gh Byte			0000
TBLPAG	0032				_	—		—	—			Table N	lemory Pag	e Address I	Register			0000
PSVPAG	0034	_	_	_	_	_	_	_	_		P	rogram Spa	ace Visibility	/ Page Add	ress Registe	er		0000
RCOUNT	0036	Stack Pointer Limit Value Register Program Counter Low Word Register - - - - - Program Counter Register High Byte - - - - - - Program Counter Register High Byte - - - - - - Table Memory Page Address Register													xxxx			
SR	0042	-	_	_	—		_	_	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	0044	_		_	—	—		-	—	—	_		—	IPL3	PSV	-	_	0000
DISICNT	0052	_	-						Disabl	e Interrupts	Counter R	egister						xxxx

TABLE 4-4: ICN REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	0054	CN15PDE	CN14PDE	CN13PDE	CN12PDE	CN11PDE	CN10PDE	CN9PDE	CN8PDE	CN7PDE	CN6PDE	CN5PDE	CN4PDE	CN3PDE	CN2PDE	CN1PDE	CN0PDE	0000
CNPD2	0056	CN31PDE	CN30PDE	CN29PDE	CN28PDE	CN27PDE	CN26PDE	CN25PDE	CN24PDE	CN23PDE	CN22PDE	CN21PDE ⁽¹⁾	CN20PDE ⁽¹⁾	CN19PDE ⁽¹⁾	CN18PDE	CN17PDE	CN16PDE	0000
CNPD3	0058	CN47PDE ⁽¹⁾	CN46PDE ⁽²⁾	CN45PDE ⁽¹⁾	CN44PDE ⁽¹⁾	CN43PDE ⁽¹⁾	CN42PDE ⁽¹⁾	CN41PDE ⁽¹⁾	CN40PDE ⁽²⁾	CN39PDE ⁽²⁾	CN38PDE ⁽²⁾	CN37PDE ⁽²⁾	CN36PDE ⁽²⁾	CN35PDE ⁽²⁾	CN34PDE ⁽²⁾	CN33PDE ⁽²⁾	CN32PDE	0000
CNPD4	005A	CN63PDE	CN62PDE	CN61PDE	CN60PDE	CN59PDE	CN58PDE	CN57PDE ⁽¹⁾	CN56PDE	CN55PDE	CN54PDE	CN53PDE	CN52PDE	CN51PDE	CN50PDE	CN49PDE	CN48PDE ⁽²⁾	0000
CNPD5	005C	CN79PDE ⁽²⁾	CN78PDE ⁽¹⁾	CN77PDE ⁽¹⁾	CN76PDE ⁽²⁾	CN75PDE ⁽²⁾	CN74PDE ⁽¹⁾	_	_	CN71PDE	CN70PDE(1)	CN69PDE	CN68PDE	CN67PDE ⁽¹⁾	CN66PDE ⁽¹⁾	CN65PDE	CN64PDE	0000
CNPD6(2)	005E	_	—	—	—	_	_	-	-	—	—	_	_	—	CN82PDE ⁽²⁾	CN81PDE ⁽²⁾	CN80PDE ⁽²⁾	0000
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	CN31IE	CN30IE	CN29IE	CN28IE	CN27IE	CN26IE	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE ⁽¹⁾	CN20IE ⁽¹⁾	CN19IE ⁽¹⁾	CN18IE	CN17IE	CN16IE	0000
CNEN3	0064	CN47IE ⁽¹⁾	CN46IE ⁽²⁾	CN45IE ⁽¹⁾	CN44IE ⁽¹⁾	CN43IE ⁽¹⁾	CN42IE ⁽¹⁾	CN41IE ⁽¹⁾	CN40IE ⁽²⁾	CN39IE ⁽²⁾	CN38IE ⁽²⁾	CN37IE ⁽²⁾	CN36IE ⁽²⁾	CN35IE ⁽²⁾	CN34IE ⁽²⁾	CN33IE ⁽²⁾	CN32IE	0000
CNEN4	0066	CN63IE	CN62IE	CN61IE	CN60IE	CN59IE	CN58IE	CN57IE ⁽¹⁾	CN56IE	CN55IE	CN54IE	CN53IE	CN52IE	CN51IE	CN50IE	CN49IE	CN48IE ⁽²⁾	0000
CNEN5	0068	CN79IE ⁽²⁾	CN78IE ⁽¹⁾	CN77IE ⁽¹⁾	CN76IE ⁽²⁾	CN75IE ⁽²⁾	CN74IE ⁽¹⁾	_	_	CN71IE	CN70IE ⁽¹⁾	CN69IE	CN68IE	CN67IE ⁽¹⁾	CN66IE ⁽¹⁾	CN65IE	CN64IE	0000
CNEN6(2)	006A	_	-	_	_	_	_	_	_	_	_	_	_	_	CN82IE ⁽²⁾	CN81IE ⁽²⁾	CN80IE ⁽²⁾	0000
CNPU1	006C	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006E	CN31PUE	CN30PUE	CN29PUE	CN28PUE	CN27PUE	CN26PUE	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE ⁽¹⁾	CN20PUE ⁽¹⁾	CN19PUE ⁽¹⁾	CN18PUE	CN17PUE	CN16PUE	0000
CNPU3	0070	CN47PUE ⁽¹⁾	CN46PUE ⁽²⁾	CN45PUE ⁽¹⁾	CN44PUE ⁽¹⁾	CN43PUE ⁽¹⁾	CN42PUE ⁽¹⁾	CN41PUE ⁽¹⁾	CN40PUE ⁽²⁾	CN39PUE ⁽²⁾	CN38PUE ⁽²⁾	CN37PUE ⁽²⁾	CN36PUE ⁽²⁾	CN35PUE ⁽²⁾	CN34PUE ⁽²⁾	CN33PUE ⁽²⁾	CN32PUE	0000
CNPU4	0072	CN63PUE	CN62PUE	CN61PUE	CN60PUE	CN59PUE	CN58PUE	CN57PUE ⁽¹⁾	CN56PUE	CN55PUE	CN54PUE	CN53PUE	CN52PUE	CN51PUE	CN50PUE	CN49PUE	CN48PUE ⁽²⁾	0000
CNPU5	0074	CN79PUE ⁽²⁾	CN78PUE ⁽¹⁾	CN77PUE ⁽¹⁾	CN76PUE ⁽²⁾	CN75PUE ⁽²⁾	CN74PUE ⁽¹⁾	_	_	CN71PUE	CN70PUE ⁽¹⁾	CN69PUE	CN68PUE	CN67PUE ⁽¹⁾	CN66PUE ⁽¹⁾	CN65PUE	CN64PUE	0000
CNPU6 ⁽²⁾	0076	—	_	—	—	_	_	_	—	—	—	—	—	—	CN82PUE ⁽²⁾	CN81PUE ⁽²⁾	CN80PUE ⁽²⁾	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Unimplemented on 64-pin devices; read as '0'.

2: Unimplemented on 64-pin and 80-pin devices; read as '0'.

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	_	_	_	_	_	_	_	_	_	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	—	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF		IC8IF	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_	_	PMPIF	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	_	_	—	SPI2IF	SPF2IF	0000
IFS3	008A	_	RTCIF		_			_			INT4IF	INT3IF	_	_	MI2C2IF	SI2C2IF	_	0000
IFS4	008C	_	_	CTMUIF	_			_	LVDIF		_	_	_	CRCIF	U2ERIF	U1ERIF	_	0000
IFS5	008E	—	_	IC9IF	OC9IF	SPI3IF	SPF3IF	U4TXIF	U4RXIF	U4ERIF	USB1IF	MI2C3IF	SI2C3IF	U3TXIF	U3RXIF	U3ERIF	—	0000
IEC0	0094	—	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE		IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	—	_	PMPIE	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	—	_	_	SPI2IE	SPF2IE	0000
IEC3	009A	—	RTCIE		_			_			INT4IE	INT3IE	_		MI2C2IE	SI2C2IE	_	0000
IEC4	009C	—	—	CTMUIE	—	_	—	—	LVDIE	—	—	—	—	CRCIE	U2ERIE	U1ERIE	—	0000
IEC5	009E	—	_	IC9IE	OC9IE	SPI3IE	SPF3IE	U4TXIE	U4RXIE	U4ERIE	USB1IE	MI2C3IE	SI2C3IE	U3TXIE	U3RXIE	U3ERIE	—	0000
IPC0	00A4	_	T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0		IC1IP2	IC1IP1	IC1IP0		INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6	—	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0		IC2IP2	IC2IP1	IC2IP0			_	-	4440
IPC2	00A8	—	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA	—	_		_			_			AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0	0044
IPC4	00AC	—	CNIP2	CNIP1	CNIP0		CMIP2	CMIP1	CMIP0		MI2C1P2	MI2C1P1	MI2C1P0		SI2C1P2	SI2C1P1	SI2C1P0	4444
IPC5	00AE	—	IC8IP2	IC8IP1	IC8IP0	_	IC7IP2	IC7IP1	IC7IP0	_	—	—	—	_	INT1IP2	INT1IP1	INT1IP0	4404
IPC6	00B0	—	T4IP2	T4IP1	T4IP0		OC4IP2	OC4IP1	OC4IP0		OC3IP2	OC3IP1	OC3IP0			_	-	4440
IPC7	00B2	—	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0		INT2IP2	INT2IP1	INT2IP0		T5IP2	T5IP1	T5IP0	4444
IPC8	00B4	—	_	_	—	_	_	—	_	_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0	0044
IPC9	00B6	—	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0		IC3IP2	IC3IP1	IC3IP0			_	-	4440
IPC10	00B8	—	OC7IP2	OC7IP1	OC7IP0	_	OC6IP2	OC6IP1	OC6IP0	—	OC5IP2	OC5IP1	OC5IP0	—	IC6IP2	IC6IP1	IC6IP0	4444
IPC11	00BA	—	—	_	—	_	_	—	_	_	PMPIP2	PMPIP1	PMPIP0	_	OC8IP2	OC8IP1	OC8IP0	0044
IPC12	00BC	—	—	—	—	_	MI2C2P2	MI2C2P1	MI2C2P0	—	SI2C2P2	SI2C2P1	SI2C2P0	—	_	—	—	0440
IPC13	00BE	—	_	_	_	_	INT4IP2	INT4IP1	INT4IP0	_	INT3IP2	INT3IP1	INT3IP0	_	_	—	—	0440
IPC15	00C2	—	—	_	—	_	RTCIP2	RTCIP1	RTCIP0	_	—	—	—	_	_	—	—	0400
IPC16	00C4	—	CRCIP2	CRCIP1	CRCIP0	_	U2ERIP2	U2ERIP1	U2ERIP0	-	U1ERIP2	U1ERIP1	U1ERIP0	_	_	_	_	4440
IPC18	00C8	—	_	_	_	_	-	_	-	-	_	—	—	_	LVDIP2	LVDIP1	LVDIP0	0004
IPC19	00CA	—	_	_	_	_	_	_	_	-	CTMUIP2	CTMUIP1	CTMUIP0	-		—	—	0040
IPC20	00CC	—	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0	_	U3ERIP2	U3ERIP1	U3ERIP0	—	_	—	_	4440
IPC21	00CE	—	U4ERIP2	U4ERIP1	U4ERIP0	_	USB1IP2	USB1IP1	USB1IP0	_	MI2C3P2	MI2C3P1	MI2C3P0	—	SI2C3P2	SI2C3P1	SI2C3P0	4444
IPC22	00D0	_	SPI3IP2	SPI3IP1	SPI3IP0		SPF3IP2	SPF3IP1	SPF3IP0		U4TXIP2	U4TXIP1	U4TXIP0		U4RXIP2	U4RXIP1	U4RXIP0	4444
IPC23	00D2	—	—	_	—	_	_	_	_		IC9IP2	IC9IP1	IC9IP0	_	OC9IP2	OC9IP1	OC9IP0	0044
INTTREG	00E0	CPUIRQ	_	VHOLD	_	ILR3	ILR2	ILR1	ILR0		VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

TABLE 4-6: TIMER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 1
TMR1	0100						
PR1	0102						
T1CON	0104	TON	_	TSIDL	_	_	_
TMR2	0106						
TMR3HLD	0108						Tir
TMR3	010A						
PR2	010C						
PR3	010E						
T2CON	0110	TON	_	TSIDL	_	_	_
T3CON	0112	TON	_	TSIDL	_	_	_
TMR4	0114						
TMR5HLD	0116						
TMR5	0118						
PR4	011A						

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 F	Register								0000
PR1	0102								Timer1 Peri	od Register								FFFF
T1CON	0104	TON	—	TSIDL	_				—	_	TGATE	TCKPS1	TCKPS0		TSYNC	TCS		0000
TMR2	0106								Timer2 F	Register								0000
TMR3HLD	0108						Timer	3 Holding R	Register (for	32-bit timer	operations	only)						0000
TMR3	010A								Timer3 F	Register								0000
PR2	010C	Timer2 Period Register																FFFF
PR3	010E	Timer2 Period Register Timer3 Period Register																FFFF
T2CON	0110	TON		TSIDL	-	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T3CON	0112	TON		TSIDL	-	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114								Timer4 F	Register								0000
TMR5HLD	0116						Tim	er5 Holding	g Register (for 32-bit op	erations or	ıly)						0000
TMR5	0118								Timer5 F	Register								0000
PR4	011A								Timer4 Peri	od Register								FFFF
PR5	011C								Timer5 Peri	od Register								FFFF
T4CON	011E	TON	_	TSIDL	_	—	—	—	—	—	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T5CON	0120	TON	_	TSIDL	_	_	_	—	_	_	TGATE	TCKPS1	TCKPS0	-	—	TCS	—	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal. PIC24FJ256GB110 FAMILY

TABLE 4-7: INPUT CAPTURE REGISTER MAP 1

0
2009
Microchip
Technology
Inc.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140		—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	_	_	_		_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144								Input Cap	ture 1 Buffe	er Register		•		•	•	•	0000
IC1TMR	0146								Timer	Value 1 Re	egister							xxxx
IC2CON1	0148	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	014A	_	_	_	—	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	014C								Input Cap	ture 2 Buffe	er Register							0000
IC2TMR	014E								Timer	Value 2 Re	egister							xxxx
IC3CON1	0150	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	_	_	_		_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154								Input Capt	ture 3 Buffe	er Register							0000
IC3TMR	0156								Timer	Value 3 Re	egister							xxxx
IC4CON1	0158	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A	-	—	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	015C		Input Capture 4 Buffer Register															0000
IC4TMR	015E		Timer Value 4 Register															xxxx
IC5CON1	0160	_	ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0															0000
IC5CON2	0162		_	_	_	_	—	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC5BUF	0164								Input Cap	ture 5 Buffe	er Register							0000
IC5TMR	0166								Timer	Value 5 Re	egister							xxxx
IC6CON1	0168	_		ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—		ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC6CON2	016A	_			_	—	_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6BUF	016C								Input Capt	ture 6 Buffe	er Register							0000
IC6TMR	016E								Timer	Value 6 Re	egister							xxxx
IC7CON1	0170	_		ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	-	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC7CON2	0172	—	-	_		—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC7BUF	0174								Input Capt	ture 7 Buffe	er Register							0000
IC7TMR	0176								Timer	Value 7 Re	egister							xxxx
IC8CON1	0178	—	-	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC8CON2	017A	—	_	—	_	—	—	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC8BUF	017C								Input Cap	ture 8 Buffe	er Register							0000
IC8TMR	017E								Timer	Value 8 Re	egister							xxxx
IC9CON1	0180	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC9CON2	0182	_	_	_		_	_		IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC9BUF	0184								Input Cap	ture 9 Buffe	er Register							0000
IC9TMR	0186								Timer	Value 9 Re	egister							xxxx

DS39897C-page 47

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

					0													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0190	—	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	-	_	ENFLT0	—	—	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0192	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_		OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0194							0	utput Compa	are 1 Second	ary Register		•					0000
OC1R	0196								Output C	Compare 1 R	legister							0000
OC1TMR	0198								Timer	Value 1 Reg	ister							xxxx
OC2CON1	019A	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	_	ENFLT0	—	_	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC2CON2	019C	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	_		OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	019E							0	utput Compa	are 2 Second	lary Register							0000
OC2R	01A0								Output C	Compare 2 R	legister							0000
OC2TMR	01A2								Timer	Value 2 Reg	jister							xxxx
OC3CON1	01A4	—		OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	-	ENFLT0	—	—	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC3CON2	01A6	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	_		OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC3RS	01A8							0	utput Compa	are 3 Second	lary Register							0000
OC3R	01AA		Output Compare 3 Register Timer Value 3 Register															0000
OC3TMR	01AC		Timer Value 3 Register															xxxx
OC4CON1	01AE	—	- OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT0 - OCFLT0 TRIGMODE OCM2 OCM1 OCM0															0000
OC4CON2	01B0	FLTMD																000C
OC4RS	01B2							0	utput Compa	are 4 Second	lary Register							0000
OC4R	01B4								Output C	Compare 4 R	legister							0000
OC4TMR	01B6								Timer	Value 4 Reg	ister							xxxx
OC5CON1	01B8	—	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0		_	ENFLT0	_	_	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC5CON2	01BA	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	-	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC5RS	01BC							0	utput Compa	are 5 Second	lary Register							0000
OC5R	01BE								Output C	Compare 5 R	legister							0000
OC5TMR	01C0								Timer	Value 5 Reg	ister	-	-			-	-	xxxx
OC6CON1	01C2	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	-	—	ENFLT0	_	—	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC6CON2	01C4	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	_	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC6RS	01C6							0	utput Compa	are 6 Second	lary Register							0000
OC6R	01C8								Output C	Compare 6 R	legister							0000
OC6TMR	01CA								Timer	Value 6 Reg	ister	-	-			-	-	xxxx
OC7CON1	01CC	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	—	ENFLT0	—	—	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC7CON2	01CE	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	_	OC32	OCTRIG		OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC7RS	01D0							0	utput Compa	are 7 Second	lary Register							0000
OC7R	01D2								Output C	Compare 7 R	legister							0000
OC7TMR	01D4								Timer	Value 7 Reg	jister							xxxx

TABLE 4-8: OUTPUT COMPARE REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC8CON1	01D6	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	—	ENFLT0	_	—	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC8CON2	01D8	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC8RS	01DA		Output Compare 8 Secondary Register															0000
OC8R	01DC		Output Compare 8 Register															0000
OC8TMR	01DE								Timer	Value 8 Reg	ister							xxxx
OC9CON1	01E0		_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	_	ENFLT0	_	_	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC9CON2	01E2	FLTMD	FLTOUT	FLTTRIEN	OCINV	-	—	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC9RS	01E4							O	utput Compa	ire 9 Second	lary Register							0000
OC9R	01E6								Output C	ompare 9 R	egister							0000
OC9TMR	01E8								Timer	Value 9 Reg	ister							xxxx

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: I²C[™] REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
I2C1RCV	0200	_		_	_	-	_	_	-				Receive	Register				0000		
I2C1TRN	0202	_	_	_	_	_	_	_	_				Transmit	Register				OOFF		
I2C1BRG	0204	—	_	-	_	_		—				Baud Rat	e Generato	r Register				0000		
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000		
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_		BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000		
I2C1ADD	020A	_	_	_	_	_	_					Address	Register					0000		
I2C1MSK	020C	—	_	-	_	_					1	Address Ma	ask Registe	r				0000		
I2C2RCV	0210	_			_	_		_					Receive	Register				0000		
I2C2TRN	0212	—			_			—												
I2C2BRG	0214	—			_			_		Baud Rate Generator Register										
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000		
I2C2STAT	0218	ACKSTAT	TRSTAT	_	—	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000		
I2C2ADD	021A	_	_	_	_	_	_					Address	Register					0000		
I2C2MSK	021C	—	_	-	_	_					1	Address Ma	ask Registe	r				0000		
I2C3RCV	0270	—			_			—					Receive	Register				0000		
I2C3TRN	0272	—	_	_	—	_	_	—	_				Transmit	Register				00FF		
I2C3BRG	0274	—			_			_	Baud Rate Generator Register											
I2C3CON	0276	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000		
I2C3STAT	0278	ACKSTAT	TRSTAT	_	_		BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000		
I2C3ADD	027A	—	_		_							Address	Register					0000		
I2C3MSK	027C	_	_	_	_	_	_				/	Address Ma	ask Registe	r				0000		

TABLE 4-10: UART REGISTER MAPS

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000	
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110	
U1TXREG	0224	—		—	—	—	—					Trar	smit Regist	er				xxxx	
U1RXREG	0226	_		_	—	_	—					Rec	eive Regist	er				0000	
U1BRG	0228							Baud Ra	ate Genera	tor Prescaler	Register							0000	
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000	
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110	
U2TXREG	0234	—		—	—	_	—					Trar	smit Regist	er				xxxx	
U2RXREG	0236	—	_	—	—	—	—	—	Receive Register 0										
U2BRG	0238							Baud Ra	ate Genera	tor Prescaler	Register							0000	
U3MODE	0250	UARTEN		USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000	
U3STA	0252	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110	
U3TXREG	0254	_		_	—	_	—					Trar	smit Regist	ter				xxxx	
U3RXREG	0256	—		—	—	—	—					Rec	eive Regist	er				0000	
U3BRG	0258							Baud Ra	ate Genera	tor Prescaler	Register							0000	
U4MODE	02B0	UARTEN		USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000	
U4STA	02B2	UTXISEL1	UTXINV	UTXISEL0 — UTXBRK UTXEN UTXBF TRMT URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA											0110				
U4TXREG	02B4	—		—	—	—	—					Trar	smit Regist	er				xxxx	
U4RXREG	02B6	_		_	_	—	_	_				Rec	eive Regist	er				0000	
U4BRG	02B8							Baud Ra	ate Genera	tor Prescaler	Register							0000	
Legend:	= un	implementer	read as 'n	. Reset valu	les are sh	own in hey:	decimal												

d. read as 0. Reset values are snown in nexadecimal

TABLE 4-11: SPI REGISTER MAPS

		-		-														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	_	-	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI1BUF	0248																	0000
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	_	_	—	—	_	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI2BUF	0268							Tra	ansmit and I	Receive Bu	ffer							0000
SPI3STAT	0280	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI3CON1	0282	_		_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI3CON2	0284	FRMEN	SPIFSD	SPIFPOL	_	_	—	—	_	_	_	_	—	—	—	SPIFE	SPIBEN	0000
SPI3BUF	0288			•				Tra	ansmit and I	Receive Bu	ffer			•		•		0000
Legend:	— = un	implemente	d, read as '	0'. Reset va	alues are sh	own in hex	adecimal.											

© 2009 Microchip Technology Inc.

TABLE 4-12: PORTA REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7 ⁽²⁾	Bit 6 ⁽²⁾	Bit 5 ⁽²⁾	Bit 4 ⁽²⁾	Bit 3 ⁽²⁾	Bit2 ⁽²⁾	Bit 1 ⁽²⁾	Bit 0 ⁽²⁾	All Resets
TRISA	02C0	TRISA15	TRISA14	_	_	_	TRISA10	TRISA9	_	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	36FF
PORTA	02C2	RA15	RA14	-	_	—	RA10	RA9	—	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	LATA15	LATA14		_	—	LATA10	LATA9	—	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6	ODA15	ODA14	_	_	_	ODA10	ODA9	_	ODA7	ODA6	ODA5	ODA4	ODA3	ODA2	ODA1	ODA0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: PORTA and all associated bits are unimplemented on 64-pin devices and read as '0'. Bits are available on 80-pin and 100-pin devices only, unless otherwise noted.

2: Bits are implemented on 100-pin devices only; otherwise read as '0'.

TABLE 4-13: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	02CE	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: Reset values are shown in hexadecimal.

TABLE 4-14: PORTC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4 ⁽¹⁾	Bit 3 ⁽²⁾	Bit 2 ⁽¹⁾	Bit 1 ⁽²⁾	Bit 0	All Resets
TRISC	02D0	TRISC15	TRISC14	TRISC13	TRISC12	—	_	-	_	_	—	-	TRISC4	TRISC3	TRISC2	TRISC1	_	F01E
PORTC	02D2	RC15 ^(3,4)	RC14	RC13	RC12 ⁽³⁾	_		_	_	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
LATC	02D4	LATC15	LATC14	LATC13	LATC12	_	_		_	_	_		LATC4	LATC3	LATC2	LATC1		xxxx
ODCC	02D6	ODC15	ODC14	ODC13	ODC12	_	_	_	_	_	_	_	ODC4	ODC3	ODC2	ODC1		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: Bits are unimplemented on 64-pin and 80-pin devices; read as '0'.

2: Bits are unimplemented on 64-pin devices; read as '0'.

3: RC12 and RC15 are only available when the Primary Oscillator is disabled or when EC mode is selected (POSCMD<1:0> Configuration bits = 11 or 00); otherwise read as '0'.

4: RC15 is only available when the POSCMD<1:0> Configuration bits = 11 or 00 and the OSCIOFN Configuration bit = 1.

TABLE 4-15:PORTD REGISTER MAP

File Name	Addr	Bit 15 ⁽¹⁾	Bit 14 ⁽¹⁾	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D8	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02DA	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02DC	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	02DE	ODD15	ODD14	ODD13	ODD12	ODD11	ODD10	ODD9	ODD8	ODD7	ODD6	ODD5	ODD4	ODD3	ODD2	ODD1	ODD0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: Bits are unimplemented on 64-pin devices; read as '0'.

DS39897C-page 51

TABLE 4-16: PORTE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 ⁽¹⁾	Bit 8 ⁽¹⁾	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02E0	—	—	_	_	_	_	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
PORTE	02E2	_	_	_	_	_	_	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
LATE	02E4	_	_	_	_	_	_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
ODCE	02E6	_	_	_	_	—	_	ODE9	ODE8	ODE7	ODE6	ODE5	ODE4	ODE3	ODE2	ODE1	ODE0	0000

Legend:

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices. Bits are unimplemented on 64-pin devices; read as '0'. Note 1:

TABLE 4-17: PORTF REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 ⁽²⁾	Bit 1	Bit 0	All Resets
TRISF	02E8	_	_	TRISF13	TRISF12	_	_	_	-	_	_	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02EA		_	RF13	RF12	_		_	_	-	_	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02EC	-	_	LATF13	LATF12	_	-	—	_	-	_	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
ODCF	02EE	_	_	ODF13	ODF12	—	_	_	_	_	_	ODF5	ODF4	ODF3	ODF2	ODF1	ODF0	0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices. Legend:

Bits are unimplemented on 64-pin and 80-pin devices; read as '0'. Note 1:

Bits are unimplemented on 64-pin devices; read as '0'. 2:

TABLE 4-18: PORTG REGISTER MAP

File Name	Addr	Bit 15 ⁽¹⁾	Bit 14 ⁽¹⁾	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 ⁽²⁾	Bit 0 ⁽²⁾	All Resets
TRISG	02F0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02F2	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	xxxx
LATG	02F4	LATG15	LATG14	LATG13	LATG12	_	—	LATG9	LATG8	LATG7	LATG6	_	—	LATG3	LATG2	LATG1	LATG0	xxxx
ODCG	02F6	ODG15	ODG14	ODG13	ODG12	_	—	ODG9	ODG8	ODG7	ODG6	_	—	ODG3	ODG2	ODG1	ODG0	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: Bits unimplemented on 64-pin and 80-pin devices; read as '0'.

2: Bits unimplemented on 64-pin devices; read as '0'.

TABLE 4-19: PAD CONFIGURATION REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC	_	_	_	_		_	_							—	RTSECSEL	PMPTTL	0000

TABLE 4-20: ADC REGISTER MAP

	-0.								1									r
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Dat	a Buffer 0								xxxx
ADC1BUF1	0302								ADC Dat	a Buffer 1								xxxx
ADC1BUF2	0304								ADC Dat	a Buffer 2								xxxx
ADC1BUF3	0306								ADC Dat	a Buffer 3								xxxx
ADC1BUF4	0308								ADC Dat	a Buffer 4								xxxx
ADC1BUF5	030A								ADC Dat	a Buffer 5								xxxx
ADC1BUF6	030C								ADC Dat	a Buffer 6								xxxx
ADC1BUF7	030E								ADC Dat	a Buffer 7								xxxx
ADC1BUF8	0310								ADC Dat	a Buffer 8								xxxx
ADC1BUF9	0312	ADC Data Buffer 9 ADC Data Buffer 10															xxxx	
ADC1BUFA	0314								ADC Data	Buffer 10								xxxx
ADC1BUFB	0316	ADC Data Buffer 11															xxxx	
ADC1BUFC	0318								ADC Data	Buffer 12								xxxx
ADC1BUFD	031A								ADC Data	Buffer 13								xxxx
ADC1BUFE	031C								ADC Data	Buffer 14								xxxx
ADC1BUFF	031E								ADC Data	Buffer 15								xxxx
AD1CON1	0320	ADON	_	ADSIDL	_	—	_	FORM1	FORM0	SSRC2	SSRC1	SSRC0	—	—	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	r	—	CSCNA	—	—	BUFS	_	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0324	ADRC	r	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0328	CH0NB	_	—	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	_	_	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1PCFGH	032A	—	_	—	—	—	—	—	—	—	_	_	—	—	—	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
Legend:	— = unii	mplemented	l, read as 'o)', r = reserv	ved, maintai	in as '0'. Re	eset values	are shown	in hexadec	mal.								

TABLE 4-21: CTMU REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON	033C	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	0000
CTMUICON	033E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0		-	_	-		-	—	_	0000

TABLE 4-22: USB OTG REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
U10TGIR	0480	_	_	_	_		_	_	_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	0000		
U10TGIE	0482	_	_	_	_	_	_	_	-	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	0000		
U10TGSTAT	0484	_	_	_	_	_	_	_	_	ID	—	LSTATE	_	SESVD	SESEND	_	VBUSVD	0000		
U10TGCON	0486	_	_	_	_	_	_	_	-	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000		
U1PWRC	0488	_	_	_	_	_	_	_	-	UACTPND	—	—	USLPGRD	_	_	USUSPND	USBPWR	0000		
U1IR	048A ⁽¹⁾	_	_	_	_	_	_	_	_	STALLIF	—	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000		
		_	_	_	_	_	_	_	-	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF ⁽¹⁾	0000		
U1IE	048C ⁽¹⁾	—	_		—	-	—	—	_	STALLIE	—	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000		
		_	_	_	_	_	_	_	-	STALLIE	ATTACHIE ⁽¹⁾	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	DETACHIE ⁽¹⁾	0000		
U1EIR	048E ⁽¹⁾	_	_		_		_	_		BTSEF	_	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	0000		
		_	_	_	-	_	_	_		BTSEF — DMAEF BTOEF DFN8EF CRC16EF EOFEF ⁽¹⁾ PIDEF							0000			
U1EIE	0490 ⁽¹⁾	_	_	_	_	_	_	_	-	BTSEE — DMAEE BTOEE DFN8EE CRC16EE CRC5EE PIDEE							0000			
		_	_		_		_	_		BTSEE	_	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE ⁽¹⁾	PIDEE	0000		
U1STAT	0492	—	_		—	-	—	—	_	ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI	_	—	0000		
U1CON	0494 ⁽¹⁾	_	_	_	_	_	_	_	-	_	SE0	PKTDIS	—	HOSTEN	RESUME	PPBRST	USBEN	0000		
		—			_		_	—		JSTATE ⁽¹⁾	SE0	TOKBUSY	RESET	HOSTEN	RESUME	PPBRST	SOFEN ⁽¹⁾	0000		
U1ADDR	0496	—	_		—		_	—	_	LSPDEN ⁽¹⁾		U	SB Device Add	dress (DEVAD	DDR) Register	r		0000		
U1BDTP1	0498	—			_		_	—			В	uffer Descriptor	Table Base Ad	Idress Regist	er		_	0000		
U1FRML	049A	—			_		_	—				Fra	ame Count Reg	gister Low By	te			0000		
U1FRMH	049C	—	_		—	-	—	—	_											
U1TOK ⁽²⁾	049E	_	_		_		_	_		- PID3 PID2 PID1 PID0 EP3 EP2 EP1 EP0 000										
U1SOF ⁽²⁾	04A0	—			_			—	_											
U1CNFG1	04A6	—	_		_		_	—	_	UTEYE UOEMON USBSIDL PPB1 PPB0 00								0000		
U1CNFG2	04A8	_			_			_	PUVBUS EXTI2CEN UVBUSDIS UVCMPDIS UTRDIS							0000				

DS39897C-page 54

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Alternate register or bit definitions when the module is operating in Host mode.

2: This register is available in Host mode only.

TABLE 4-22: USB OTG REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1EP0	04AA	—	—	—	—	—	_	-	_	LSPD ⁽¹⁾	RETRYDIS ⁽¹⁾	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP1	04AC	—		_	—	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP2	04AE	_		_	_	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP3	04B0	_	_	_	-	_		_	_		_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP4	04B2	—		_	—	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP5	04B4	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP6	04B6	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP7	04B8	_		_	_	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP8	04BA	_	_	_	_	_		_		_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP9	04BC	_	_	_	_	_		_		_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP10	04BE	_	_	_	_	_		_		_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP11	04C0	_	_	_	_	_	_	_		_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP12	04C2	_	_	_	_	_	_	_		_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP13	04C4	_	_	_	_	_		_		_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP14	04C6	_	_	_	_	_		_		_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP15	04C8	_	_	_	_	_		_		_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1PWMRRS	04CC		US	B Power S	Supply PV	/M Duty C	ycle Reg	ister				USB Po	ower Supply P\	WM Period Re	egister			0000
U1PWMCON	04CE	PWMEN	_	_	_	_		PWMPOL	CNTEN	_	_	_	_	—	—	_		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Alternate register or bit definitions when the module is operating in Host mode.

2: This register is available in Host mode only.

TABLE 4-23: PARALLEL MASTER/SLAVE PORT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN		PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	CS2P	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0	WAITB1	WAITB0	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1	WAITE0	0000
PMADDR	0604	CS2	CS1	ADDR13	ADDR12	ADDR11	ADDR10	ADDR9	ADDR8	ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0	0000
PMDOUT1			Parallel Port Data Out Register 1 (Buffers 0 and 1)														0000	
PMDOUT2	0606						Pa	rallel Port D	ata Out Reg	gister 2 (Buff	fers 2 and 3)						0000
PMDIN1	0608						Pa	arallel Port [Data In Regi	ster 1 (Buffe	ers 0 and 1)							0000
PMDIN2	060A						Pa	arallel Port [Data In Regi	ster 2 (Buffe	ers 2 and 3)							0000
PMAEN	060C	PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	0000
PMSTAT	060E	IBF	IBOV	_		IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	0000

TABLE 4-24: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620		Alarm Value Register Window Based on ALRMPTR<1:0>															xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC	Value Regist	er Window Ba	sed on RT	CPTR<1:0>							xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	xxxx
Logondy		implement	d rood oo	'0' Booot vo	luce ere ehe	un in house	laaimal											

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-25: COMPARATORS REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0630	CMIDL		—	—		C3EVT	C2EVT	C1EVT	_	—	—	—	_	C3OUT	C2OUT	C10UT	0000
CVRCON	0632	_		_	_			_		CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0634	CEN	COE	CPOL	—	-	-	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	—	-	CCH1	CCH0	0000
CM2CON	0636	CEN	COE	CPOL	—		-	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	_	CCH1	CCH0	0000
CM3CON	0638	CEN	COE	CPOL	_	-	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-26: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON	0640	—	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT	—	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0	0040
CRCXOR	0642	X15	X14	X13	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1	—	0000
CRCDAT	0644							(CRC Data Ir	nput Registe	er							0000
CRCWDAT	0646								CRC Resi	ult Register								0000

TABLE 4-27: PERIPHERAL PIN SELECT REGISTER MAP

IADLE	4-27.				ELECT													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	—	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	_	_	_	-	_	—	-	—	3F00
RPINR1	0682	_	_	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0	_	_	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	3F3F
RPINR2	0684	—	_	—	_	_	_	_	—	—	_	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0	003F
RPINR3	0686	_	—	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0	_		T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	3F3F
RPINR4	0688	_	_	T5CKR5	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0	_	_	T4CKR5	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0	3F3F
RPINR7	068E	_	_	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	_	_	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	3F3F
RPINR8	0690	_	—	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	—		IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	3F3F
RPINR9	0692		—	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0	_		IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	3F3F
RPINR10	0694	_	—	IC8R5	IC8R4	IC8R3	IC8R2	IC8R1	IC8R0	—		IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0	3F3F
RPINR11	0696		—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0	_		OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	3F3F
RPINR15	069E		—	IC9R5	IC9R4	IC9R3	IC9R2	IC9R1	IC9R0	_		_			—		_	3F00
RPINR17	06A2		—	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0	_		_			_		_	3F00
RPINR18	06A4		—	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	_		U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	3F3F
RPINR19	06A6	—	—	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0	_	_	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	3F3F
RPINR20	06A8		—	SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	_		SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	3F3F
RPINR21	06AA		—	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0	_		SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	3F3F
RPINR22	06AC	_	—	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0			SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	3F3F
RPINR23	06AE	_	—	—	—	_	—	—	—	—		SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	003F
RPINR27	06B6		—	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0	_		U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0	3F3F
RPINR28	06B8		—	SCK3R5	SCK3R4	SCK3R3	SCK3R2	SCK3R1	SCK3R0	_		SDI3R5	SDI3R4	SDI3R3	SDI3R2	SDI3R1	SDI3R0	3F3F
RPINR29	06BA	_	—	—	—	_	—	—	—	_		SS3R5	SS3R4	SS3R3	SS3R2	SS3R1	SS3R0	003F
RPOR0	06C0		—	RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0	_		RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0	0000
RPOR1	06C2		—	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0	_		RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0	0000
RPOR2	06C4		—	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾	_		RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	0000
RPOR3	06C6		—	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0	_		RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0	0000
RPOR4	06C8	—	—	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0	_	_	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	0000
RPOR5	06CA		—	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0	_		RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0	0000
RPOR6	06CC		—	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0	_		RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0	0000
RPOR7	06CE	_	—	RP15R5 ⁽¹⁾	RP15R4 ⁽¹⁾	RP15R3 ⁽¹⁾	RP15R2 ⁽¹⁾	RP15R1 ⁽¹⁾	RP15R0 ⁽¹⁾			RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0	0000
RPOR8	06D0	_	_	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0	_	_	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0	0000
RPOR9	06D2	_	_	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0	_	_	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0	0000
RPOR10	06D4	_	_	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0	_	_	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0	0000
RPOR11	06D6	—	_	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0	—		RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0	0000
RPOR12	06D8	—	_	RP25R5	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0	—		RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0	0000
RPOR13	06DA	—	_	RP27R5	RP27R4	RP27R3	RP27R2	RP27R1	RP27R0	_	_	RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0	0000
RPOR14	06DC	—	_	RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0	—	_	RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0	0000
RPOR15	06DE	—	_	RP31R5 ⁽²⁾	RP31R4 ⁽²⁾	RP31R3 ⁽²⁾	RP31R2 ⁽²⁾	RP31R1 ⁽²⁾	RP31R0 ⁽²⁾	_	_	RP30R5	RP30R4	RP30R3	RP30R2	RP30R1	RP30R0	0000
r																		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are unimplemented on 64-pin devices; read as '0'.

2: Bits are unimplemented on 64-pin and 80-pin devices; read as '0'.

TABLE 4-28: SYSTEM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	_	_	_	СМ	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	POSCEN	SOSCEN	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	CPDIV1	CPDIV0	_	_	_	_	—	_	0100
OSCTUN	0748	_	_	_	_		_	_	_	_		TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	074E	ROEN	—	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	-		_	—	_	_			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The Reset value of the RCON register is dependent on the type of Reset event. See Section 6.0 "Resets" for more information.

2: The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section 8.0 "Oscillator Configuration" for more information.

TABLE 4-29: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	_	_	_	_	-	ERASE	_	—	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 (1)
NVMKEY	0766	_	_	—	—	_	_	_	_			١	VMKEY R	egister<7:0	>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-30: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	-	—	_	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	_	ADC1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	—	CMPMD	RTCCMD	PMPMD	CRCMD	_	_	_	U3MD	I2C3MD	I2C2MD	_	0000
PMD4	0776	_	_	_	_	_	_	_		_	UPWMMD	U4MD	_	REFOMD	CTMUMD	LVDMD	USB1MD	0000
PMD5	0778	—	_	—	_	_	—	—	IC9MD	_	—	—	—	—	_	_	OC9MD	0000
PMD6	077A	_		_	_			_	_		_	_			_	_	SPI3MD	0000

4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-4. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-4: CALL STACK FRAME



4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (program space visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 4-31 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-31: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Prograi	m Space A	Adress			
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0		PC<22:1>		0		
(Code Execution)			0xx xxxx x	xxx xxxx xxxx xxx0				
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>				
(Byte/Word Read/Write)		02	xxx xxxx	XXXX XXXX XXXX XXXX				
	Configuration	TB	LPAG<7:0>	Data EA<15:0>				
		1:	xxx xxxx	XXX	** ****	xxx		
Program Space Visibility	User	0	PSVPAG<7	<7:0> Data EA<14:0> ⁽¹⁾				
(Block Remap/Read)		0	XXXX XXX	κx	x xxxx			

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



- **Note 1:** The LSb of program space addresses is always fixed as '0' in order to maintain word alignment of data in the program and data spaces.
 - **2:** Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).
 In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only table read operations will execute in the configuration memory space, and only then, in implemented areas such as the Device ID. Table write operations are not allowed.




FIGURE 4-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1', and program space visibility is enabled by setting the PSV bit in the CPU Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION



5.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	Section 4. "Program Memory"
	(DS39715).

The PIC24FJ256GB110 family of devices contains internal Flash program memory for storing and executing application code. It can be programmed in four ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ256GB110 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time, and erase program memory in blocks of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 JTAG Operation

The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin-to-PCB connectivity.

5.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.6 "Programming Operations"** for further details.

5.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

PIC24FJ256GB110 FAMILY

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE	—	—	NVMOP3 ⁽²⁾	NVMOP2 ⁽²⁾	NVMOP1 ⁽²⁾	NVMOP0 ⁽²⁾
bit 7							bit 0

Legend:	SO = Settable Only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	WR: Write Control bit ⁽¹⁾
	 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete.
	0 = Program or erase operation is complete and inactive
bit 14	WREN: Write Enable bit ⁽¹⁾
	1 = Enable Flash program/erase operations
	0 = Inhibit Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit ⁽¹⁾
	 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)
	0 = The program or erase operation completed normally
bit 12-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit ⁽¹⁾
	 1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command 0 = Perform the program operation specified by NVMOP<3:0> on the next WR command
bit 5-4	Unimplemented: Read as '0'
bit 3-0	NVMOP<3:0>: NVM Operation Select bits ^(1,2)
	1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0) ⁽³⁾ 0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1) 0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0) 0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1)
Note 1:	These bits can only be reset on POR.
2:	All other combinations of NVMOP<3:0> are unimplemented.

3: Available in ICSP[™] mode only. Refer to device programming specification.

5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1 for an implementation in assembler):
 - a) Set the NVMOP bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.
- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-3 for the implementation in assembler).

- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-5.

Note: The equivalent C code for these steps, prepared using Microchip's MPLAB C30 compiler and specific library of built-in hardware functions, is shown in Examples 5-2, 5-4 and 5-6.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY BLOCK (ASSEMBLY LANGUAGE CODE)

; Set up	D NVMCON	I for block erase operation		
	MOV	#0x4042, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
; Init p	pointer	to row to be ERASED		
	MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA[15:0] pointer
	TBLWTL	WO, [WO]	;	Set base address of erase block
	DISI	#5	;	Block all interrupts with priority <7
			;	for next 5 instructions
	MOV	#0x55, W0		
	MOV	W0, NVMKEY	;	Write the 55 key
	MOV	#0xAA, W1	;	
	MOV	W1, NVMKEY	;	Write the AA key
	BSET	NVMCON, #WR	;	Start the erase sequence
	NOP		;	Insert two NOPs after the erase
	NOP		;	command is asserted

EXAMPLE 5-2: ERASING A PROGRAM MEMORY BLOCK (C LANGUAGE CODE)

<pre>// C example using MPLAB C30 unsigned long progAddr = 0xXXXXXX; unsigned int offset;</pre>	// Address of row to write
<pre>//Set up pointer to the first memory locati TBLPAG = progAddr>>16; offset = progAddr & 0xFFFF;</pre>	on to be written // Initialize PM Page Boundary SFR // Initialize lower word of address
builtin_tblwtl(offset, 0x0000);	<pre>// Set base address of erase block // with dummy latch write</pre>
$NVMCON = 0 \times 4042;$	// Initialize NVMCON
asm("DISI #5");	<pre>// Block all interrupts with priority <7 // for next 5 instructions</pre>
builtin_write_NVM();	// C30 function to perform unlock // sequence and set WR

EXAMPLE 5-3: LOADING THE WRITE BUFFERS (ASSEMBLY LANGUAGE CODE)

<pre>MOV #0x4001, W0 ; MOV W0, NVMCON ; Initialize NVMCON ; Set up a pointer to the first program memory location to be written ; program memory selected, and writes enabled MOV #0x0000, W0 ; MOV W0, TBLPAG ; Initialize PM Page Boundary SFR MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0+1] ; Write PM high byte into program latch ; Ist_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM low word into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTH W3, [W0++] ; Write PM low word into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0] ; Write PM low word into program latch TBLWTH W3, [W0] ; Write PM low word into program latch the the top top the program latch top top top the program latch top top top the program latch top top top the top top top top top top top top top top</pre>	; Set up NVMCC	N for row programming operatio	ons
<pre>; Set up a pointer to the first program memory location to be written ; program memory selected, and writes enabled MOV #0x0000, W0 ; MOV #0x6000, W0 ; Initialize PM Page Boundary SFR MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W3, [W0++] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W3, [W0++] ; Write PM high byte into program latch TBLWTL W3, [W0++] ; Write PM high byte into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch</pre>	MOV	#0x4001, W0	;
<pre>; program memory selected, and writes enabled MOV #0x0000, W0 ; MOV W0, TBLPAG ; Initialize PM Page Boundary SFR MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #LOW_WORD_2, W2 ; MOV #LOW_WORD_2, W2 ; MOV #LOW_WORD_1 ; Write PM high byte into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTT W2, [W0] ; Write PM high byte into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch</pre>	MOV	W0, NVMCON	; Initialize NVMCON
<pre>MOV #0x0000, W0 ; MOV W0, TELPAG ; Initialize PM Page Boundary SFR MOV #0x6000, W0 ; An example program memory address Perform the TBLWT instructions to write the latches 0th_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTL W3, [W0++] ; Write PM high byte into program latch TBLWTL W3, [W0++] ; Write PM high byte into program latch ist_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM low word into program latch ist_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTL W3, [W0++] ; Write PM high byte into program latch ist_ist_ist_ist_ist_ist_ist_ist_ist_ist_</pre>	; Set up a poi	nter to the first program memo	ory location to be written
<pre>MOV W0, TELPAG ; Initialize PM Page Boundary SFR MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #HIGH_BYTE_2, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch ; 2nd_program_word MOV #HIGH_BYTE_2, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch</pre>	; program memo	ory selected, and writes enable	ed
<pre>MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #LIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch ; 2nd_program_word MOV #LIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch i i for a state of the program_word MOV #LOW_WORD_31, W2 ; MOV #LIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch i to y = TBLWTL W2, [W0] ; Write PM low word into program latch i to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into program latch to y = TBLWTL W2, [W0] ; Write PM low word into</pre>	MOV	#0x0000, W0	;
<pre>; Perform the TBLWT instructions to write the latches ; Oth_program_word</pre>	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
<pre>; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W3, [W0++] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_MORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	MOV	#0x6000, W0	; An example program memory address
<pre>MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	; Perform the	TBLWT instructions to write th	ne latches
<pre>MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #HIGH_BYTE_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	; 0th_program_	-	
<pre>TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ist_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM low word into program latch • • • • • • • • • • • • • • • • • • •</pre>	MOV		;
<pre>TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			;
<pre>; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>		,	
<pre>MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ? 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch</pre>			; Write PM high byte into program latch
<pre>MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ? 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			
<pre>TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			;
<pre>TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			1
<pre>; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>		,	
<pre>MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>		,	; Write PM high byte into program latch
<pre>MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>		—	
TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch			;
TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch			
• • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch			
MOV#LOW_WORD_31, W2;MOV#HIGH_BYTE_31, W3;TBLWTLW2, [W0];WritePM low word into program latch	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
MOV#LOW_WORD_31, W2;MOV#HIGH_BYTE_31, W3;TBLWTLW2, [W0];WritePM low word into program latch	•		
MOV#LOW_WORD_31, W2;MOV#HIGH_BYTE_31, W3;TBLWTLW2, [W0];WritePM low word into program latch	•		
MOV#LOW_WORD_31, W2;MOV#HIGH_BYTE_31, W3;TBLWTLW2, [W0];WritePM low word into program latch	· 62md pro-	word	
MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch		—	
TBLWTL W2, [W0] ; Write PM low word into program latch			:
			'
		,	1 5
	15dwill		, mile in high byce inco program racen

EXAMPLE 5-4: LOADING THE WRITE BUFFERS (C LANGUAGE CODE)

```
// C example using MPLAB C30
   #define NUM_INSTRUCTION_PER_ROW 64
   unsigned int offset;
   unsigned int i;
   unsigned long progAddr = 0xXXXXXX;
                                                           // Address of row to write
   unsigned int progData[2*NUM_INSTRUCTION_PER_ROW]; // Buffer of data to write
//Set up NVMCON for row programming
   NVMCON = 0 \times 4001;
                                                             // Initialize NVMCON
//Set up pointer to the first memory location to be written
                                                            // Initialize PM Page Boundary SFR
   TBLPAG = progAddr>>16;
   offset = progAddr & 0xFFFF;
                                                            // Initialize lower word of address
//Perform TBLWT instructions to write necessary number of latches
for(i=0; i < 2*NUM_INSTRUCTION_PER_ROW; i++)</pre>
   {
       __builtin_tblwtl(offset, progData[i++]); // Write to address low word
__builtin_tblwth(offset, progData[i]); // Write to upper byte
                                                            // Increment address
       offset = offset + 2;
   }
```



DISI	#5	;	Block all interrupts with priority <7
		;	for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	
NOP		;	
BTSC	NVMCON, #15	;	and wait for it to be
BRA	\$-2	;	completed

EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE (C LANGUAGE CODE)

// C example using MPLAB C	30	
· · · ·		Block all interrupts with priority < 7 for next 5 instructions
builtin_write_NVM();	//	Perform unlock sequence and set WR

5.6.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash location has been erased, it can be programmed using table write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOP bits (NVMCON<3:0>) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit, as shown in Example 5-7. An equivalent procedure in C, using the MPLAB C30 compiler and built-in hardware functions, is shown in Example 5-8.

EXAMPLE 5-7: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY (ASSEMBLY LANGUAGE CODE)

; Setup a p	pointer to data Program Memory	
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	i
MOV	W0, TBLPAG	;Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;Initialize a register with program memory address
MOV	#LOW_WORD, W2	;
MOV	#HIGH_BYTE, W3	i
TBLWTL	W2, [W0]	; Write PM low word into program latch
TBLWTH	W3, [W0++]	; Write PM high byte into program latch
; Setup NVN	MCON for programming one word t	o data Program Memory
MOV	#0x4003, W0	i
MOV	W0, NVMCON	; Set NVMOP bits to 0011
DISI	#5	; Disable interrupts while the KEY sequence is written
MOV	#0x55, W0	; Write the key sequence
MOV	W0, NVMKEY	
MOV	#0xAA, W0	
MOV	W0, NVMKEY	
BSET	NVMCON, #WR	; Start the write cycle
NOP		; Insert two NOPs after the erase
NOP		; Command is asserted

EXAMPLE 5-8: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY (C LANGUAGE CODE)

```
// C example using MPLAB C30
   unsigned int offset;
   unsigned long progAddr = 0xXXXXXX;
                                               // Address of word to program
   unsigned int progDataL = 0xXXXX;
                                                // Data to program lower word
   unsigned char progDataH = 0xXX;
                                                // Data to program upper byte
//Set up NVMCON for word programming
   NVMCON = 0 \times 4003;
                                                // Initialize NVMCON
//Set up pointer to the first memory location to be written
                                               // Initialize PM Page Boundary SFR
   TBLPAG = progAddr>>16;
   offset = progAddr & 0xFFFF;
                                                // Initialize lower word of address
//Perform TBLWT instructions to write latches
                                               // Write to address low word
       __builtin_tblwtl(offset, progDataL);
       __builtin_tblwth(offset, progDataH);
                                               // Write to upper byte
       asm("DISI #5");
                                                // Block interrupts with priority < 7</pre>
                                                // for next 5 instructions
       __builtin_write_NVM();
                                                // C30 function to perform unlock
                                                // sequence and set WR
```

PIC24FJ256GB110 FAMILY

NOTES:

6.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 7. "Reset" (DS39712).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.


Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A Power-on Reset will clear all bits, except for the BOR and POR bits (RCON<1:0>), which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.





PIC24FJ256GB110 FAMILY

R/W-0, H	S R/W-0, HS	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0
TRAPR	IOPUWR	—	_			СМ	PMSLP
bit 15							bit 8
R/W-0, H	S R/W-0, HS	R/W-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:		HS = Hardwar	e settable bit				
R = Reada	ble bit	W = Writable I		U = Unimplem	nented bit, read	as '0'	
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
bit 15	1 = A Trap Co	Reset Flag bit onflict Reset has onflict Reset has					
bit 14	IOPUWR: Illegal 1 = An illegal Pointer ca	gal Opcode or I opcode detecti aused a Reset opcode or unir	Jninitialized W on, an illegal a	ddress mode o	r uninitialized V	√ register used	as an Address
bit 13-10	-	ted: Read as '0					
bit 9	-	ation Word Misi		lag bit			
	1 = A Configu	ration Word Mis ration Word Mis	smatch Reset I	has occurred	d		
bit 8	1 = Program r	ram Memory P memory bias vo nemory bias volta	ltage remains	powered during		regulator enters	Standby mode.
bit 7	EXTR: Extern 1 = A Master	al Reset (MCLI Clear (pin) Res Clear (pin) Res	R) Pin bit et has occurre	d			2
bit 6	SWR: Softwar 1 = A RESET i	re Reset (Instru instruction has instruction has	ction) Flag bit been executed	l			
bit 5	SWDTEN: So 1 = WDT is er 0 = WDT is di		Disable of WD	T bit ⁽²⁾			
bit 4	1 = WDT time	ndog Timer Tim -out has occurr -out has not oc	ed				
bit 3	1 = Device ha	e From Sleep F Is been in Sleep Is not been in S	mode				
bit 2	IDLE: Wake-u 1 = Device ha	up From Idle Fla is been in Idle r is not been in Id	ag bit node				
bit 1	BOR: Brown-0	out Reset Flag out Reset has o out Reset has n	bit ccurred. Note	that BOR is als	o set after a Po	ower-on Reset.	
bit 0	POR: Power-u	on Reset Flag b up Reset has or up Reset has no	bit ccurred				
	All of the Reset st cause a device Re If the FWDTEN C	eset.			-		

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	_
POR (RCON<0>)	POR	

TABLE 6-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 8.0 "Oscillator Configuration"** for further details.

TABLE 6-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSC Configuration bits
BOR	(CW2<10:8>)
MCLR	COSC Control bits
WDTO	(OSCCON<14:12>)
SWR	

6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. Note that the system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR ⁽⁶⁾	EC	TPOR + TPWRT	_	1, 2
	FRC, FRCDIV	TPOR + TPWRT	TFRC	1, 2, 3, 6
	LPRC	TPOR + TPWRT	TLPRC	1, 2, 3
	ECPLL	TPOR + TPWRT	Тьоск	1, 2, 4
	FRCPLL	TPOR + TPWRT	TFRC + TLOCK	1, 2, 3, 4
	XT, HS, SOSC	TPOR+ TPWRT	Тоѕт	1, 2, 5
	XTPLL, HSPLL	TPOR + TPWRT	Tost + Tlock	1, 2, 4, 5
BOR	EC	TPWRT	_	2
	FRC, FRCDIV	TPWRT	TFRC	2, 3, 6
	LPRC	TPWRT	TLPRC	2, 3
	ECPLL	TPWRT	Тьоск	2, 4
	FRCPLL	TPWRT	TFRC + TLOCK	2, 3, 4
	XT, HS, SOSC	TPWRT	Tost	2, 5
	XTPLL, HSPLL	TPWRT	TFRC + TLOCK	2, 3, 4
All Others	Any Clock	_	_	_

Note 1: TPOR = Power-on Reset delay.

- 2: TPWRT = 64 ms nominal if regulator is disabled (ENVREG tied to Vss).
- 3: TFRC and TLPRC = RC Oscillator start-up times.
- **4:** TLOCK = PLL lock time.

5: TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing oscillator clock to the system.

6: If Two-Speed Start-up is enabled, regardless of the Primary Oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

Note: For detailed operating frequency and timing specifications, see Section 29.0 "Electrical Characteristics".

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC Oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in Flash Configuration Word 2 (CW2) (see Table 6-2). The RCFGCAL and NVMCON registers are only affected by a POR.

NOTES:

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 8. "Interrupts" (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- · Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24FJ256GB110 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset which forces the PC to zero. The micro-controller then begins program execution at location 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.



I	Reset – GOTO Instruction	000000h	
	Reset – GOTO Address	000002h	
	Reserved	000004h	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector	-	
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	000014h]
	Interrupt Vector 1		
	Interrupt Vector 52	00007Ch	
ority	Interrupt Vector 53	00007Eh	Interrupt Vector Table (IVT) ⁽¹⁾
Dric	Interrupt Vector 54	000080h	
r F			
rde	_		
<u>0</u>			
rra	Interrupt Vector 116	0000FCh	
lati	Interrupt Vector 117	0000FEh	
2	Reserved	000100h	
sin	Reserved	000102h	
ea	Reserved		
Decreasing Natural Order Priority	Oscillator Fail Trap Vector		
Ō	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		7
	Reserved		
	Interrupt Vector 0	000114h	
	Interrupt Vector 1		
			(1)
	_		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	00017Ch	
	Interrupt Vector 53	00017Eh	
	Interrupt Vector 54	000180h	
	—		
	—	4	
	—		<u> </u>
Ļ	Interrupt Vector 116		
V	Interrupt Vector 117	0001FEh	
	Start of Code	000200h	

TABLE 7-1: TRAP VECTOR DETAILS

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

Interrupt Course	Vector	IVT Address	AIVT	Interrupt Bit Locations			
Interrupt Source	Number	IVI Addiess	Address	Flag	Enable	Priority	
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>	
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>	
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>	
CTMU Event	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>	
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>	
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>	
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>	
External Interrupt 3	53	00007Eh	00017Eh	IFS3<5>	IEC3<5>	IPC13<6:4>	
External Interrupt 4	54	000080h	000180h	IFS3<6>	IEC3<6>	IPC13<10:8>	
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>	
I2C1 Slave Event	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>	
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>	
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>	
I2C3 Master Event	85	0000BEh	0001BEh	IFS5<5>	IEC5<5>	IPC21<6:4>	
I2C3 Slave Event	84	0000BCh	0001BCh	IFS5<4>	IEC5<4>	IPC21<2:0>	
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>	
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>	
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>	
Input Capture 4	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>	
Input Capture 5	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>	
Input Capture 6	40	000064h	000164h	IFS2<8>	IEC2<8>	IPC10<2:0>	
Input Capture 7	22	000040h	000140h	IFS1<6>	IEC1<6>	IPC5<10:8>	
Input Capture 8	23	000042h	000142h	IFS1<7>	IEC1<7>	IPC5<14:12>	
Input Capture 9	93	0000CEh	0001CEh	IFS5<13>	IEC5<13>	IPC23<6:4>	
Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>	
LVD Low-Voltage Detect	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>	
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>	
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>	
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>	
Output Compare 4	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>	
Output Compare 5	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>	
Output Compare 6	42	000068h	000168h	IFS2<10>	IEC2<10>	IPC10<10:8>	
Output Compare 7	43	00006Ah	00016Ah	IFS2<11>	IEC2<11>	IPC10<14:12>	
Output Compare 8	44	00006Ch	00016Ch	IFS2<12>	IEC2<12>	IPC11<2:0>	
Output Compare 9	92	0000CCh	0001CCh	IFS5<12>	IEC5<12>	IPC23<2:0>	
Parallel Master Port	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>	
Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>	
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>	
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>	
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC2<0>	IPC8<2:0>	
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>	
SPI3 Error	90	0000C8h	0001C8h	IFS5<10>	IEC5<10>	IPC22<10:8>	
SPI3 Event	91	0000CAh	0001CAh	IFS5<11>	IEC5<11>	IPC22<14:12>	

TABLE 7-2: IMPLEMENTED INTERRUPT VECTORS

	Vector		AIVT	Interrupt Bit Locations		
Interrupt Source	Number	IVT Address	Address	Flag	Enable	Priority
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>
UART3 Error	81	0000B6h	0001B6h	IFS5<1>	IEC5<1>	IPC20<6:4>
UART3 Receiver	82	0000B8h	0001B8h	IFS5<2>	IEC5<2>	IPC20<10:8>
UART3 Transmitter	83	0000BAh	0001BAh	IFS5<3>	IEC5<3>	IPC20<14:12>
UART4 Error	87	0000C2h	0001C2h	IFS5<7>	IEC5<7>	IPC21<14:12>
UART4 Receiver	88	0000C4h	0001C4h	IFS5<8>	IEC5<8>	IPC22<2:0>
UART4 Transmitter	89	0000C6h	0001C6h	IFS5<9>	IEC5<9>	IPC22<6:4>
USB Interrupt	86	0000C0h	0001C0h	IFS5<6>	IEC5<6>	IPC21<10:8>

TABLE 7-2: IMPLEMENTED INTERRUPT VECTORS (CONTINUED)

7.3 Interrupt Control and Status Registers

The PIC24FJ256GB110 family of devices implements a total of 37 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS5
- IEC0 through IEC5
- IPC0 through IPC23 (except IPC14 and IPC17)
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit which is set by the respective peripherals, or an external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 7-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with IPL<2:0>, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All interrupt registers are described in Register 7-1 through Register 7-39, in the following pages.

REGISTER 7-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
	—	—	—	_	—	—	DC ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	0V ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
	111 = CPU interrupt priority level is 7 (15). User interrupts disabled.
	110 = CPU interrupt priority level is 6 (14)
	101 = CPU interrupt priority level is 5 (13)
	100 = CPU interrupt priority level is 4 (12)
	011 = CPU interrupt priority level is 3 (11)
	010 = CPU interrupt priority level is 2 (10)
	001 = CPU interrupt priority level is 1 (9)
	000 = CPU interrupt priority level is 0 (8)

- **Note 1:** See Register 3-1 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
 - **2:** The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 = 1.
 - 3: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	_	—		IPL3 ⁽²⁾	PSV ⁽¹⁾	—	—
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readable b	oit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un		x = Bit is unkr	nown

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽²⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less

- **Note 1:** See Register 3-2 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
 - 2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS	—	—	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit (
Legend:	L. 1. 1		. 1. 11				
R = Readabl		W = Writable		U = Unimplem			
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is clea	ired	x = Bit is unkno	own
bit 15 bit 14-5	NSTDIS: Inte 1 = Interrupt n 0 = Interrupt n Unimplemen	nesting is disa nesting is ena	bled bled				
bit 4	MATHERR: A 1 = Overflow 0 = Overflow	trap has occu		t			
bit 3	ADDRERR: A 1 = Address e 0 = Address e	error trap has					
bit 2	STKERR: Sta 1 = Stack error 0 = Stack error	ack Error Trap or trap has oc	Status bit curred				
bit 1	1 = Oscillator	failure trap ha	e Trap Status bit as occurred as not occurred	:			
bit 0	Unimplemen	ted: Read as	' 0 '				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	_	_	—	—	—	_
bit 15	÷						bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7							bit (
Legend:							
R = Readab		W = Writable		U = Unimplem			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
1.1.45				F . 1. 1. 1. 1			
bit 15		nate Interrupt \	terrupt Vector T	ladie dit			
		dard (default) v					
bit 14		struction Statu					
	1 = DISI inst	ruction is active	9				
	0 = DISI inst	ruction is not a	ctive				
bit 13-5	Unimplemen	ted: Read as '	0'				
bit 4		•	•	Polarity Select b	bit		
		on negative edg					
bit 3	-			Polarity Select b	bit		
	1 = Interrupt of	on negative edg	ge				
bit 2	•	on positive edg		Polarity Select b	t		
		on negative ed	•		Л		
		on positive edg					
bit 1	INT1EP: Exte	ernal Interrupt 1	Edge Detect F	Polarity Select b	bit		
		on negative ed					
	-	on positive edg					
bit 0		•	•	Polarity Select b	bit		
	4 Links man	on negative edg	~ ~				

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER	7-5: IFS0:	INTERRUP	FLAG STAT	US REGISTE	R 0		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INTOIF
bit 7							bit C
Logondy							
Legend: R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'	
-n = Value at		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkn	own
bit 15-14	-	ted: Read as					
bit 13				t Flag Status bit	t		
		request has oc request has no					
bit 12	-	-	r Interrupt Flag	Status bit			
		request has oc		Status bit			
		request has no					
bit 11	-	-	nterrupt Flag S	tatus bit			
	1 = Interrupt r	request has oc	curred				
	0 = Interrupt r	request has no	t occurred				
bit 10			t Flag Status b	it			
		request has oc					
hit O	-	request has no		:4			
bit 9		request has oc	t Flag Status b	IL			
		request has oc					
bit 8	•	Interrupt Flag					
		request has oc					
	0 = Interrupt r	request has no	t occurred				
bit 7		Interrupt Flag					
		request has oc					
	•	request has no					
bit 6		•		ipt Flag Status b	Dit		
		request has oc request has no					
bit 5	-	-	el 2 Interrupt F	lag Status bit			
		request has oc	•				
	0 = Interrupt r	request has no	t occurred				
bit 4	Unimplemen	ted: Read as	0'				
bit 3		Interrupt Flag					
		request has oc					
1.11.0	-	request has no					
bit 2	•	•		ipt Flag Status b	DIT		
		request has oc request has no					
bit 1	-	-	el 1 Interrupt F	lag Status bit			
		request has oc	-	lag clatac sit			
		request has no					
bit 0	INT0IF: Exter	nal Interrupt 0	Flag Status bit				
		request has oc					
	0 = Interrupt r	request has no	t occurred				

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER	7-6: IFS1:	INTERRUPT	FLAG STAT	US REGISTE	ER 1		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	_
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IF	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	1 = Interrupt	RT2 Transmitter request has occ request has not	urred	Status bit			
bit 14	1 = Interrupt	RT2 Receiver In request has occ request has not	urred	tatus bit			
bit 13	1 = Interrupt	rnal Interrupt 2 F request has occ request has not	urred				
bit 12	1 = Interrupt	Interrupt Flag S request has occ request has not	urred				
bit 11	1 = Interrupt	Interrupt Flag S request has occ request has not	urred				
bit 10	1 = Interrupt	ut Compare Cha request has occ request has not	urred	pt Flag Status I	bit		
bit 9	1 = Interrupt	ut Compare Cha request has occ request has not	urred	pt Flag Status I	bit		
bit 8	Unimplemen	ted: Read as '0)'				
bit 7	1 = Interrupt	Capture Channe request has occ request has not	urred	lag Status bit			
bit 6	1 = Interrupt	Capture Channe request has occ request has not	urred	lag Status bit			
bit 5	Unimplemen	ted: Read as 'o)'				
bit 4	1 = Interrupt	nal Interrupt 1 F request has occ request has not	urred				
bit 3	CNIF: Input C 1 = Interrupt	Change Notificat request has occ request has not	ion Interrupt F urred	lag Status bit			
bit 2	1 = Interrupt	arator Interrupt request has occ request has not	urred				
bit 1	1 = Interrupt	ster I2C1 Event request has occ request has not	urred	Status bit			
bit 0	1 = Interrupt	ve I2C1 Event In request has occ request has not	urred	Status bit			

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	PMPIF	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF
oit 15							bit
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
IC5IF	IC4IF	IC3IF	_		<u> </u>	SPI2IF	SPF2IF
pit 7	10 11	loon				01 1211	bit
L egend: R = Readat	le hit	W = Writable	hit	II = I Inimplem	nented bit, read	1 as '0'	
n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
oit 15-14	•	nted: Read as '					
oit 13		Illel Master Port		Status bit			
		request has oc request has no					
oit 12				pt Flag Status b	bit		
		request has oc					
pit 11	-	request has no		unt Elon Statua k	.i+		
	•	request has oc		pt Flag Status b	л		
		request has no					
oit 10	-	-		pt Flag Status b	bit		
		request has oc request has no					
oit 9	-	-		pt Flag Status b	bit		
	-	request has oc					
	-	request has no					
oit 8		Capture Chann	-	lag Status bit			
		request has oc request has no					
oit 7	•	Capture Chann		lag Status bit			
		request has oc					
	-	request has no					
oit 6		Capture Chann request has oc	-	lag Status bit			
		request has no					
oit 5	IC3IF: Input	Capture Chann	el 3 Interrupt F	lag Status bit			
		request has oc request has no					
oit 4-2		nted: Read as '					
bit 4-2 bit 1	-	2 Event Interrup		it			
		request has oc	-				
	-	request has no					
	OBEALE OD						
oit 0		2 Fault Interrup request has oc	-	it			

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
_	RTCIF	—	_	—		_	_
oit 15							bit 8
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
—	INT4IF	INT3IF	—	_	MI2C2IF	SI2C2IF	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable b	it	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
oit 15	-	nted: Read as '0					
bit 14		-Time Clock/Cale	•	ot Flag Status b	it		
		request has occu					
	-	request has not					
oit 13-7	•	nted: Read as '0					
oit 6		rnal Interrupt 4 F request has occu					
		request has occur					
oit 5	•	rnal Interrupt 3 F					
		request has occu	0				
		request has not					
oit 4-3	Unimplemer	ted: Read as '0	,				
bit 2	MI2C2IF: Ma	ster I2C2 Event	Interrupt Flag	Status bit			
	1 = Interrupt	request has occu	urred				
	0 = Interrupt	request has not	occurred				
pit 1	SI2C2IF: Sla	ve I2C2 Event In	terrupt Flag S	Status bit			
		request has occu					
	•	request has not					
oit 0	Unimplemer	nted: Read as '0	,				

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
	<u> </u>	CTMUIF		<u> </u>	_	<u> </u>	LVDIF
bit 15							bit 8
				D 444 0	D 444 0	D #44 0	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
	—	—	_	CRCIF	U2ERIF	U1ERIF	
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable b	it	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-14	Unimplemer	nted: Read as '0	,				
bit 13	CTMUIF: CT	MU Interrupt Fla	g Status bit				
		request has occur request has not					
bit 12-9	Unimplemer	nted: Read as '0	,				
bit 8	LVDIF: Low-	Voltage Detect Ir	terrupt Flag	Status bit			
		request has occurrequest has not					
bit 7-4	Unimplemer	nted: Read as '0	,				
bit 3	CRCIF: CRC	Generator Inter	rupt Flag Stat	tus bit			
		request has occu					
		request has not					
bit 2		RT2 Error Interru		s bit			
		request has occur request has not					
bit 1	-	RT1 Error Interru		e hit			
		request has occi					
	0 = Interrupt	request has not	occurred				

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	IC9IF	OC9IF	SPI3IF	SPF3IF	U4TXIF	U4RXIF
bit 15	•			•			bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U4ERIF	USB1IF	MI2C3IF	SI2C3IF	U3TXIF	U3RXIF	U3ERIF	0-0
bit 7	USBIIF	WIZCOIF	312031	USTAIP	UJKAIF	UJERIF	bit
							Dit
Legend:							
R = Readab	le bit	W = Writable			nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-14	Unimplemen	ted: Read as ')'				
bit 13	-	Capture Channe		lag Status bit			
		request has occ		5			
	0 = Interrupt i	request has not	occurred				
bit 12		ut Compare Ch		pt Flag Status I	bit		
		request has occ					
		request has not					
bit 11		Event Interrup		t			
		request has occ request has not					
bit 10		B Fault Interrup		+			
		request has occ	•	L			
	•	request has not					
bit 9	-	RT4 Transmitter		Status bit			
		request has occ					
	0 = Interrupt i	request has not	occurred				
bit 8		RT4 Receiver Ir		atus bit			
		request has occ					
	-	request has not					
bit 7		RT4 Error Interr		s bit			
		request has occ request has not					
bit 6		B1 (USB OTG)		Status bit			
		request has oc		Status Dit			
		request has not					
bit 5	-	ster I2C3 Even		Status bit			
		request has occ					
	0 = Interrupt i	request has not	occurred				
bit 4	SI2C3IF: Slav	ve I2C3 Event I	nterrupt Flag S	Status bit			
		request has occ					
		request has not		.			
bit 3		RT3 Transmitter		Status bit			
		request has occ request has not					
bit 2		RT3 Receiver Ir		atus hit			
		request has oc					
	•	request has not					
bit 1		RT3 Error Interr		s bit			
	1 = Interrupt I	request has occ	curred				
		request has not					

REGISTER 7-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-14	Unimplemen	ted: Read as ')'				
bit 13	AD1IE: A/D C 1 = Interrupt r	Conversion Con request enable	nplete Interrup d	t Enable bit			
bit 12	U1TXIE: UAF 1 = Interrupt r	request not ena RT1 Transmitter request enable request not ena	· Interrupt Enal	ble bit			
bit 11	U1RXIE: UAF 1 = Interrupt r	RT1 Receiver Ir equest enable equest not ena	nterrupt Enable d	e bit			
bit 10	SPI1IE: SPI1 1 = Interrupt r	Transfer Comp request enable request not ena	blete Interrupt I d	Enable bit			
bit 9	SPF1IE: SPI1 1 = Interrupt r	Fault Interrup equest enable equest not ena	t Enable bit d				
bit 8	T3IE: Timer3 1 = Interrupt r	Interrupt Enable equest enable equest not ena	e bit d				
bit 7	T2IE: Timer2 1 = Interrupt r	Interrupt Enable request enable request not ena	e bit d				
bit 6	OC2IE: Outpu 1 = Interrupt r	ut Compare Ch equest enable equest not ena	annel 2 Interru ป	ipt Enable bit			
bit 5	IC2IE: Input C 1 = Interrupt r	Capture Channe equest enable equest not ena	el 2 Interrupt E d	nable bit			
bit 4	-	ted: Read as '					
bit 3	T1IE: Timer1 1 = Interrupt r	Interrupt Enable request enable request not ena	e bit d				
bit 2	1 = Interrupt r	ut Compare Ch equest enable equest not ena	b	ipt Enable bit			
bit 1	1 = Interrupt r	Capture Channe request enable request not ena	d .	nable bit			
bit 0	1 = Interrupt r	nal Interrupt 0 equest enable equest not ena	b				

REGISTER 7-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U2TXIE	U2RXIE	INT2IE ⁽¹⁾	T5IE	T4IE	OC4IE	OC3IE	
bit 15				·		÷	bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IE	IC7IE		INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7							bit (
Legend:							
R = Readat	ole bit	W = Writable	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	1 = Interrupt	RT2 Transmitter request enabled	1	ble bit			
bit 14	U2RXIE: UA	request not ena RT2 Receiver Ir request enabled	terrupt Enable	e bit			
bit 13	INT2IE: Exte 1 = Interrupt	request not ena rnal Interrupt 2 l request enabled	Enable bit ⁽¹⁾ I				
bit 12	T5IE: Timer5 1 = Interrupt	request not ena i Interrupt Enabl request enableo request not ena	e bit I				
bit 11	T4IE: Timer4 1 = Interrupt	Interrupt Enabl request enabled request not ena	e bit I				
bit 10	1 = Interrupt	out Compare Cha request enabled request not ena	1	ipt Enable bit			
bit 9	1 = Interrupt	out Compare Cha request enabled request not ena	i	ipt Enable bit			
bit 8	Unimplemer	nted: Read as 'd)'				
bit 7	1 = Interrupt	Capture Channe request enableo request not ena	1	nable bit			
bit 6	IC7IE: Input 1 = Interrupt	Capture Channe request enablec request not ena	el 7 Interrupt E I	nable bit			
bit 5	-	nted: Read as '(
bit 4	INT1IE: Exte 1 = Interrupt	rnal Interrupt 1 I request enabled request not ena	Enable bit ⁽¹⁾ I				
bit 3	1 = Interrupt	Change Notifica request enabled request not ena	i .	Enable bit			
bit 2	CMIE: Comp 1 = Interrupt	arator Interrupt request enabled request not ena	Enable bit I				

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See **Section 10.4 "Peripheral Pin Select"** for more information.

REGISTER 7-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 1	MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See **Section 10.4 "Peripheral Pin Select"** for more information.

REGISTER 7-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	PMPIE	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
IC5IE	IC4IE	IC3IE				SPI2IE	SPF2IE
bit 7	IOHL	IGOIL				OFIZIE	bit (
Legend:							
R = Readabl	le bit	W = Writable	hit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	NOWD
					uicu		IOWIT
bit 15-14	Unimpleme	nted: Read as ')'				
bit 13	PMPIE: Para	allel Master Port	Interrupt Enal	ble bit			
		request enabled request not ena					
bit 12	OC8IE: Outp	out Compare Ch	annel 8 Interru	upt Enable bit			
		request enabled					
		request not ena					
bit 11	•	out Compare Ch		upt Enable bit			
		request enabled request not ena					
bit 10	•	out Compare Ch		upt Enable bit			
		request enabled request not enabled					
bit 9	-	out Compare Ch		upt Enable bit			
	1 = Interrupt	request enabled request not enabled	ł				
bit 8	•	Capture Channe		- nable bit			
bit 0	1 = Interrupt	request enabled	, t				
	•	request not ena					
bit 7	•	Capture Channe	•	Enable bit			
		request enabled request not ena					
bit 6	-	Capture Channe		- nable bit			
	-	request enabled	-				
		request not ena					
bit 5	IC3IE: Input	Capture Channe	el 3 Interrupt E	Enable bit			
		request enable					
	-	request not ena					
bit 4-2	•	nted: Read as '					
bit 1		2 Event Interrup					
		request enabled					
hit 0	-	request not ena					
bit 0		I2 Fault Interrup request enable					

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
_	RTCIE	—	_	—	_	—	_
bit 15	·						bit
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
—	INT4IE ⁽¹⁾	INT3IE ⁽¹⁾	—	_	MI2C2IE	SI2C2IE	—
bit 7							bit
Legend:							
-	R = Readable bit W = Writable bit		U = Unimpler	mented bit, read	1 as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	-	x = Bit is unkno	own
							-
bit 15	Unimplemen	ted: Read as ')'				
bit 14	RTCIE: Real-	Time Clock/Ca	endar Interrup	ot Enable bit			
		request enableo request not ena					
bit 13-7	Unimplemen	ted: Read as ')'				
bit 6	1 = Interrupt r	rnal Interrupt 4 request enabled request not ena	ł				
bit 5	1 = Interrupt r	rnal Interrupt 3 request enabled request not ena	Ł				
bit 4-3	Unimplemen	ted: Read as ')'				
bit 2	MI2C2IE: Ma	ster I2C2 Even	t Interrupt Ena	ble bit			
		request enableo request not ena					
bit 1	SI2C2IE: Slav	ve I2C2 Event I	nterrupt Enabl	e bit			
		request enableo request not ena					
bit 0	Unimplemen	ted: Read as ')'				
Note 1:	If an external inte pin. See Section	rrupt is enabled 10.4 "Periphe	l, the interrupt ral Pin Select	input must also " for more info	o be configured rmation.	to an available	RPn or RPI

REGISTER 7-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

REGISTER 7-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
_	—	CTMUIE	_	—	—	—	LVDIE
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
		—	—	CRCIE	U2ERIE	U1ERIE	
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit		bit		nented bit, read	d as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-14	-	ted: Read as '0					
bit 13		MU Interrupt En					
		request enabled request not enal					
bit 12-9	Unimplemen	ted: Read as '0	,				
bit 8	LVDIE: Low-	Voltage Detect I	nterrupt Enab	le bit			
		request enabled request not enal					
bit 7-4		ted: Read as '0					
bit 3	CRCIE: CRC	Generator Inter	rupt Enable b	pit			
		request enabled request not enal					
bit 2	•	RT2 Error Interru					
		request enabled	•				
		request not enal					
	•		unt Enchla hit				
bit 1	U1ERIE: UA	RI1 Error Interru	ומטופ בוומטופ טוו				
bit 1	1 = Interrupt	request enabled					
bit 1	1 = Interrupt						

REGISTER 7	(-16: IEC5:	INTERRUPT	ENABLE C	ONTROL REG	JISTER 5		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	IC9IE	OC9IE	SPI3IE	SPF3IE	U4TXIE	U4RXIE
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U4ERIE	USB1IE	MI2C3IE	SI2C3IE	U3TXIE	U3RXIE	U3ERIE	_
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15-14	Unimplomon	ted: Bood on '	۰ [٬]				
bit 13	-	ted: Read as '		noble bit			
DIL 13	1 = Interrupt r	Capture Channe request enable request not ena	b				
bit 12		ut Compare Ch		int Enable bit			
		request enable					
		request not ena					
bit 11	SPI3IE: SPI3	Event Interrup	t Enable bit				
		request enable					
	0 = Interrupt r	request not ena	bled				
bit 10		3 Fault Interrup					
		request enable					
		request not ena					
bit 9		RT4 Transmitter		ble bit			
		request enabled					
bit 8		RT4 Receiver Ir		e bit			
		request enable					
		request not ena					
bit 7	U4ERIE: UAF	RT4 Error Interr	upt Enable bit				
		request enable					
	-	request not ena					
bit 6		B1 (USB OTG)	•	le bit			
		request enable request not ena					
bit 5		ster I2C3 Even		hle hit			
bit o		request enable					
	•	request not ena					
bit 4	SI2C3IE: Slav	ve I2C3 Event	nterrupt Enabl	e bit			
	1 = Interrupt r	request enable	, t				
	•	request not ena					
bit 3		RT3 Transmitter		ble bit			
	•	request enable					
	-	request not ena		1.11			
bit 2		RT3 Receiver Ir		DIT			
	•	request enable request not ena					
bit 1		RT3 Error Interr					
		request enable					
	0 = Interrupt r	request not ena	bled				

REGISTER 7-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

REGISTER 7-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0					
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	IC1IP2	IC1IP1	IC1IP0		INT0IP2	INT0IP1	INT0IP0					
bit 7							bit (
Legend:												
R = Readab	le bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'						
n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown						
bit 15	Unimplemen	nted: Read as '0)'									
bit 14-12	T1IP<2:0>: Timer1 Interrupt Priority bits											
		111P<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	•											
	001 = Interru	pt is priority 1										
		pt source is disa	abled									
bit 11	Unimplemented: Read as '0'											
-)									
	-	: Output Compa		Interrupt Priorit	y bits							
	OC1IP<2:0>:		re Channel 1		y bits							
	OC1IP<2:0>:	: Output Compa	re Channel 1		y bits							
bit 10-8	OC1IP<2:0>:	: Output Compa	re Channel 1		y bits							
	OC1IP<2:0>: 111 = Interru	: Output Compa	re Channel 1		y bits							
	OC1IP<2:0>: 111 = Interru 001 = Interru	: Output Compa pt is priority 7 (h	re Channel 1 highest priority		y bits							
bit 10-8	OC1IP<2:0>: 111 = Interru	: Output Compa pt is priority 7 (h pt is priority 1	re Channel 1 highest priority abled		y bits							
bit 10-8 bit 7	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>:	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa nted: Read as '0 Input Capture C	re Channel 1 highest priority abled '' hannel 1 Inte	y interrupt) rrupt Priority bit								
bit 10-8 bit 7	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>:	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa nted: Read as '0	re Channel 1 highest priority abled '' hannel 1 Inte	y interrupt) rrupt Priority bit								
bit 10-8 bit 7	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>:	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa nted: Read as '0 Input Capture C	re Channel 1 highest priority abled '' hannel 1 Inte	y interrupt) rrupt Priority bit								
bit 10-8 bit 7	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>:	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa nted: Read as 'o Input Capture C	re Channel 1 highest priority abled '' hannel 1 Inte	y interrupt) rrupt Priority bit								
bit 10-8 bit 7	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>: 111 = Interru	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa nted: Read as 'o Input Capture C	re Channel 1 highest priority abled '' hannel 1 Inte	y interrupt) rrupt Priority bit								
bit 10-8 bit 7	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>: 111 = Interru 001 = Interru	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa nted: Read as 'c Input Capture C pt is priority 7 (h	re Channel 1 highest priority abled ,, hannel 1 Inte highest priority	y interrupt) rrupt Priority bit								
bit 10-8 bit 7 bit 6-4	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>: 111 = Interru 001 = Interru 001 = Interru	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 Input Capture C pt is priority 7 (h	re Channel 1 highest priority abled ,' hannel 1 Inte highest priority	y interrupt) rrupt Priority bit								
bit 10-8 bit 7 bit 6-4 bit 3	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>: 111 = Interru 001 = Interru 001 = Interru Unimplemen INT0IP<2:0>	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 Input Capture C pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 : External Intern	re Channel 1 highest priority abled hannel 1 Inte highest priority abled	y interrupt) rrupt Priority bit y interrupt) bits								
bit 10-8 bit 7 bit 6-4 bit 3	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>: 111 = Interru 001 = Interru 001 = Interru Unimplemen INT0IP<2:0>	Output Compa pt is priority 7 (h pt is priority 1 pt source is disa nted: Read as '0 Input Capture C pt is priority 7 (h pt is priority 1 pt source is disa nted: Read as '0	re Channel 1 highest priority abled hannel 1 Inte highest priority abled	y interrupt) rrupt Priority bit y interrupt) bits								
bit 10-8 bit 7 bit 6-4 bit 3	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>: 111 = Interru 001 = Interru 001 = Interru Unimplemen INT0IP<2:0>	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 Input Capture C pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 : External Intern	re Channel 1 highest priority abled hannel 1 Inte highest priority abled	y interrupt) rrupt Priority bit y interrupt) bits								
	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>: 111 = Interru 001 = Interru 001 = Interru Unimplemen INT0IP<2:0>	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 Input Capture C pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 : External Intern	re Channel 1 highest priority abled hannel 1 Inte highest priority abled	y interrupt) rrupt Priority bit y interrupt) bits								
bit 10-8 bit 7 bit 6-4 bit 3	OC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen IC1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen INT0IP<2:0> 111 = Interru 001 = Interru	: Output Compa pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 Input Capture C pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 : External Intern	re Channel 1 highest priority abled , hannel 1 Inte highest priority abled , upt 0 Priority I	y interrupt) rrupt Priority bit y interrupt) bits								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	IC2IP2	IC2IP1	IC2IP0	—	_	_	_
bit 7							bit
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'				l as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 11 bit 10-8	• • 001 = Interru 000 = Interru Unimplemen OC2IP<2:0>:	pt is priority 7 (I pt is priority 1 pt source is dis ated: Read as '(c Output Compa pt is priority 7 (I	abled)' re Channel 2	Interrupt Priorit	ty bits		
bit 7 bit 6-4	Unimplemen IC2IP<2:0>:	pt source is dis ited: Read as '(Input Capture C pt is priority 7 (I)' Shannel 2 Inte		S		
bit 3-0	000 = Interru	pt is priority i pt source is dis ited: Read as '(

REGISTER 7-18: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0			
oit 15			1				bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	SPF1IP2	SPF1IP1	SPF1IP0		T3IP2	T3IP1	T3IP0			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	ble bit U = Unimplemented bit, read as '0'							
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as ')'							
bit 14-12	U1RXIP<2:0>	>: UART1 Rece	eiver Interrupt I	Priority bits						
	111 = Interru	pt is priority 7 (l	nighest priority	interrupt)						
	•									
	•									
	001 = Interru	pt is priority 1								
	000 = Interru	pt source is dis	abled							
bit 11	Unimplemen	ted: Read as '	כי							
bit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits									
	111 = Interru	pt is priority 7 (l	nighest priority	interrupt)						
	•									
	•									
	001 = Interru	pt is priority 1								
	000 = Interru	pt source is dis	abled							
bit 7	Unimplemen	ted: Read as '	כי							
bit 6-4	SPF1IP<2:0>	SPI1 Fault In	terrupt Priority	bits						
		pt is priority 7 (l	nighest priority	interrupt)						
	•									
	•									
	001 = Interru	pt is priority 1								
	000 = Interru	pt source is dis	abled							
bit 3	Unimplemen	ted: Read as '	כ'							
bit 2-0		3IP<2:0>: Timer3 Interrupt Priority bits								
	111 = Interru	pt is priority 7 (I	nighest priority	interrupt)						
	•									
	•									
	001 = Interru	pt is priority 1 pt source is dis								

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
—	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0	
bit 7							bit 0	
Legend:	1.1.1		1.11			1 (0)		
R = Readable bit		W = Writable bit		•	mented bit, reac			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-7 bit 6-4 bit 3 bit 2-0	AD1IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen U1TXIP<2:0	 hted: Read as ' A/D Conversion A/D Conversion pt is priority 7 (pt is priority 1 pt source is dis hted: Read as ' : UART1 Transport ipt is priority 7 (n Complete In highest priority abled 0' smitter Interrup	v interrupt)	bits			
		pt is priority 1 pt source is dis	abled					

REGISTER 7-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	CNIP2	CNIP1	CNIP0		CMIP2	CMIP1	CMIP0				
bit 15	·						bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	MI2C1P2	MI2C1P1	MI2C1P0		SI2C1P2	SI2C1P1	SI2C1P0				
bit 7					0.2011 2		bit				
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15	-	ited: Read as '									
bit 14-12		nput Change N pt is priority 7 (ts						
	•	pr is priority 7 (ingriest priority	milenupi)							
	•										
	•										
	001 = Interru	pt is priority 1 pt source is dis	abled								
bit 11		•									
bit 10-8	Unimplemented: Read as '0' CMIP<2:0>: Comparator Interrupt Priority bits										
		pt is priority 7 (
	•		0, ,	. ,							
	•										
	• 001 = Interrupt is priority 1										
	000 = Interrupt source is disabled										
bit 7	Unimplemen										
bit 7 bit 6-4	-	pt source is dis	כ'	t Priority bits							
	MI2C1P<2:0	pt source is dis ited: Read as '	o' Event Interrup	-							
	MI2C1P<2:0	pt source is dis ited: Read as ' >: Master I2C1	o' Event Interrup	-							
	MI2C1P<2:0	pt source is dis ited: Read as ' >: Master I2C1	o' Event Interrup	-							
	MI2C1P<2:0: 111 = Interru	pt source is dis ited: Read as ' >: Master I2C1 pt is priority 7 (pt is priority 1	_D ' Event Interrup highest priority	-							
	MI2C1P<2:0: 111 = Interru 001 = Interru 000 = Interru	pt source is dis ited: Read as ' >: Master I2C1 pt is priority 7 (_D ' Event Interrup highest priority abled	-							
bit 6-4	MI2C1P<2:0 111 = Interru	pt source is dis ited: Read as ' >: Master I2C1 pt is priority 7 (pt is priority 1 pt source is dis ited: Read as '	_D , Event Interrup highest priority abled	r interrupt)							
bit 6-4 bit 3	MI2C1P<2:0: 111 = Interru 001 = Interru 000 = Interru Unimplemen SI2C1P<2:0>	pt source is dis ited: Read as ' >: Master I2C1 pt is priority 7 (pt is priority 1 pt source is dis	D' Event Interrup highest priority abled D' vent Interrupt	rinterrupt) Priority bits							
bit 6-4 bit 3	MI2C1P<2:0: 111 = Interru 001 = Interru 000 = Interru Unimplemen SI2C1P<2:0>	pt source is dis ited: Read as ' >: Master I2C1 pt is priority 7 (pt is priority 1 pt source is dis ited: Read as ' :: Slave I2C1 E	D' Event Interrup highest priority abled D' vent Interrupt	rinterrupt) Priority bits							
bit 6-4 bit 3	MI2C1P<2:0: 111 = Interru 001 = Interru 000 = Interru Unimplemen SI2C1P<2:0>	pt source is dis ited: Read as ' >: Master I2C1 pt is priority 7 (pt is priority 1 pt source is dis ited: Read as ' :: Slave I2C1 E	D' Event Interrup highest priority abled D' vent Interrupt	rinterrupt) Priority bits							
bit 6-4 bit 3	MI2C1P<2:0: 111 = Interru 001 = Interru 000 = Interru Unimplemen SI2C1P<2:0>	pt source is dis ited: Read as ' >: Master I2C1 pt is priority 7 (pt is priority 1 pt source is dis ited: Read as ' >: Slave I2C1 E pt is priority 7 (D' Event Interrup highest priority abled D' vent Interrupt	rinterrupt) Priority bits							

REGISTER 7-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	IC8IP2	IC8IP1	IC8IP0	_	IC7IP2	IC7IP1	IC7IP0				
oit 15							bit				
						DAVO					
U-0	U-0	U-0	U-0	U-0	R/W-1 INT1IP2	R/W-0 INT1IP1	R/W-0 INT1IP0				
 bit 7		_		_	INT IF2		bit				
Legend:											
R = Readat		W = Writable		•	nented bit, read						
-n = Value a	at POR	'1' = Bit is set	i .	'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14-12	-			rupt Priority bits	s						
510 TT 12		pt is priority 7 (
	•										
	•										
	001 = Interru										
	-	pt source is dis									
bit 11	-	ted: Read as '									
bit 10-8		IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits									
	111 = Interru	pt is priority 7 (highest priority	interrupt)							
	•										
	•										
	001 = Interru	pt is priority 1									
		pt source is dis	abled								
bit 7-3		ted: Read as '									
bit 2-0	-	External Inter		oits							
		pt is priority 7 (
	•										
	•										
	•										
	001 = Interru	pt is priority 1 pt source is dis									

REGISTER 7-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

REGISTER 7-23: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	T4IP2	T4IP1	T4IP0		OC4IP2	OC4IP1	OC4IP0				
bit 15		•		·		•	bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
—	OC3IP2	OC3IP1	OC3IP0	—	_	—	—				
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimplemer	nted: Read as 'o)'								
bit 14-12	T4IP<2:0>: Timer4 Interrupt Priority bits										
	111 = Interru	pt is priority 7 (ł	nighest priority	interrupt)							
	•										
	•										
	001 = Interru	pt is priority 1									
		pt source is dis	abled								
bit 11	Unimplemer	nted: Read as 'd)'								
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
		int is priority 1									
	001 = Interru										
	001 = Interru 000 = Interru	ipt is priority i ipt source is dis	abled								
bit 7	000 = Interru										
bit 7 bit 6-4	000 = Interru Unimplemer	pt source is dis)'	Interrupt Priorit	y bits						
	000 = Interru Unimplemer OC3IP<2:0>	ipt source is dis ited: Read as '()' re Channel 3	•	y bits						
	000 = Interru Unimplemer OC3IP<2:0>	ipt source is dis ited: Read as '(: Output Compa)' re Channel 3	•	y bits						
	000 = Interru Unimplemer OC3IP<2:0>	ipt source is dis ited: Read as '(: Output Compa)' re Channel 3	•	y bits						
	000 = Interru Unimplemer OC3IP<2:0> 111 = Interru • •	ipt source is dis ited: Read as '(: Output Compa)' re Channel 3	•	y bits						
	000 = Interru Unimplemen OC3IP<2:0> 111 = Interru • • 001 = Interru	ipt source is dis ited: Read as '(: Output Compa ipt is priority 7 (H	₎ , re Channel 3 highest priority	•	y bits						

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	U2TXIP2	U2TXIP1	U2TXIP0	—	U2RXIP2	U2RXIP1	U2RXIP0			
bit 15	·	•					bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
0-0	INT2IP2	INT2IP1	INT2IP0	0-0	T5IP2	T5IP1	T5IP0			
bit 7	11112112				10112	1011 1	bit			
Legend:										
			-	mented bit, read						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as '	ז'							
bit 14-12	=	: UART2 Trans		ot Priority bits						
		ot is priority 7 (I								
	•		• • •	. /						
	•									
	001 = Interru	ot is priority 1								
		pt source is dis	abled							
bit 11	Unimplemen	ted: Read as 'o)'							
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits									
	111 = Interru	pt is priority 7 (ł	nighest priority	interrupt)						
	•									
	•									
	001 = Interru	pt is priority 1								
		pt source is dis	abled							
bit 7	Unimplemen	ted: Read as 'd)'							
bit 6-4	INT2IP<2:0>:	External Interr	upt 2 Priority b	oits						
	111 = Interru	pt is priority 7 (I	nighest priority	interrupt)						
	•									
	•									
	001 = Interru	pt is priority 1								
	000 = Interru	pt source is dis	abled							
bit 3	Unimplemen	ted: Read as 'd)'							
bit 2-0	T5IP<2:0>: ⊤	imer5 Interrupt	Priority bits							
	111 = Interru	pt is priority 7 (ł	nighest priority	interrupt)						
	•									
	•									
	•									
	• • 001 = Interru	pt is priority 1								

REGISTER 7-24: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

REGISTER 7-25: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0
bit 7							bit 0

Legend:									
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15-7	Unimplen	nented: Read as '0'							
•		:0>: SPI2 Event Interrupt Pr	riority bits						
	111 = Interrupt is priority 7 (highest priority interrupt)								
	•								
	•								
	•								
	001 = Interrupt is priority 1								
	000 = Inte	errupt source is disabled							
bit 3	Unimplen	nented: Read as '0'							
bit 2-0	SPF2IP<2	2:0>: SPI2 Fault Interrupt Pr	iority bits						
	111 = Inte	111 = Interrupt is priority 7 (highest priority interrupt)							
	•								

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_	IC3IP2	IC3IP1	IC3IP0	—	_	—				
bit 7		1	1				bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15	-	nted: Read as '			_					
bit 14-12	IC5IP<2:0>: Input Capture Channel 5 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
		pt is priority 1 pt source is dis	abled							
bit 11		nted: Read as '								
bit 10-8	-			rrupt Priority bits	S					
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
		pt is priority 1								
	000 = Interru	ipt source is dis								
	000 = Interru Unimplemer	ipt source is dis nted: Read as '	0'							
bit 7 bit 6-4	000 = Interru Unimplemer IC3IP<2:0>:	ipt source is dis ited: Read as ' Input Capture C	^{0'} Channel 3 Inter	rrupt Priority bits	S					
	000 = Interru Unimplemer IC3IP<2:0>:	ipt source is dis nted: Read as '	^{0'} Channel 3 Inter		5					
	000 = Interru Unimplemer IC3IP<2:0>:	ipt source is dis ited: Read as ' Input Capture C	^{0'} Channel 3 Inter		S					
	000 = Interru Unimplemer IC3IP<2:0>: 111 = Interru •	nt source is dis nted: Read as ' Input Capture C npt is priority 7 (^{0'} Channel 3 Inter		S					
	000 = Interru Unimplemer IC3IP<2:0>: 111 = Interru	ipt source is dis ited: Read as ' Input Capture C	^{0'} Channel 3 Intei highest priority		5					

REGISTER 7-26: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	OC7IP2	OC7IP1	OC7IP0		OC6IP2	OC6IP1	OC6IP0			
bit 15						4	bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	OC5IP2	OC5IP1	OC5IP0	—	IC6IP2	IC6IP1	IC6IP0			
bit 7							bit			
Legend:										
R = Readable	e hit	W = Writable I	nit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	own			
							lowin			
bit 15	Unimplemer	nted: Read as '0)'							
bit 14-12	OC7IP<2:0>: Output Compare Channel 7 Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interrupt is priority 1									
		pt source is disa	abled							
bit 11	Unimplemer	nted: Read as 'o)'							
bit 10-8	OC6IP<2:0>: Output Compare Channel 6 Interrupt Priority bits									
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	•									
	•									
	001 = Interrupt is priority 1									
		upt source is disa								
bit 7	-	nted: Read as '0								
bit 6-4		: Output Compa	-	y bits						
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
hit 0		-								
bit 3	-	nted: Read as '0		weet Deie eiter bit	_					
bit 2-0	IC6IP<2:0>: Input Capture Channel 6 Interrupt Priority bits									
	 111 = Interrupt is priority 7 (highest priority interrupt) 									
	•									
	•									
	•	upt is priority 1								

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	
			—	—	—	_	
						bit 8	
D 444 4	D 444 0	D 444 0			D 444 0	D 444 0	
-	1		0-0		1	R/W-0	
PMPIP2	PMPIP1	PMPIP0	—	OC8IP2	OC8IP1	OC8IP0	
						bit C	
e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
PMPIP<2:0>: Parallel Master Port Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' OC8IP<2:0>: Output Compare Channel 8 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt)							
	R/W-1 PMPIP2 e bit POR Unimplemen PMPIP<2:0>: 111 = Interrup • • 001 = Interrup • • 001 = Interrup • <	R/W-1 R/W-0 PMPIP2 PMPIP1 e bit W = Writable POR '1' = Bit is set Unimplemented: Read as '0 PMPIP<2:0>: Parallel Master 111 = Interrupt is priority 7 (for the second se	- - R/W-1 R/W-0 PMPIP2 PMPIP1 PMPIP2 PMPIP2 POR '1' = Bit is set Unimplemented: Read as '0' PMPIP PMPIP Parallel Master Port Interrupt 111 = Interrupt is priority 7 (highest priority • • 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' OC8IP<2:0>: Output Compare Channel 8 I	- - - R/W-1 R/W-0 R/W-0 U-0 PMPIP2 PMPIP1 PMPIP0 - e bit W = Writable bit U = Unimplem POR '1' = Bit is set '0' = Bit is clear Unimplemented: Read as '0' PMPIP Parallel Master Port Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' OC8IP C01 = Compare Channel 8 Interrupt Priority	- - - - - R/W-1 R/W-0 R/W-0 U-0 R/W-1 PMPIP2 PMPIP1 PMPIP0 - OC8IP2 e bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' PMPIP PMPIP Pione PMPIP<2:0>: Parallel Master Port Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 	R/W-1 R/W-0 R/W-0 R/W-1 R/W-0 PMPIP2 PMPIP1 PMPIP0 OC8IP2 OC8IP1 e bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr Unimplemented: Read as '0' PMPIP Port Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . 001 = Interrupt source is disabled Unimplemented: Read as '0' OC8IP 2:0>: Output Compare Channel 8 Interrupt Priority bits	

REGISTER 7-28: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

REGISTER 7-29: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
—	_			—	MI2C2P2	MI2C2P1	MI2C2P0		
bit 15									

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	SI2C2P2	SI2C2P1	SI2C2P0	—			_
bit 7							bit 0

Legend:								
R = Readable bit		W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15-11	Unimpler	nented: Read as '0'						
bit 10-8		2:0>: Master I2C2 Event Internet is priority 7 (highest priority 7)						
	• 001 = Interrupt is priority 1 000 = Interrupt source is disabled							
bit 7	Unimpler	nented: Read as '0'						
bit 6-4		2:0>: Slave I2C2 Event Inter errupt is priority 7 (highest p	1 2					

- 111 = Interrupt is priority 7 (highest priority interrup
 - 001 = Interrupt is priority 1 000 = Interrupt source is disabled
- bit 3-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	—	_	INT4IP2	INT4IP1	INT4IP0
pit 15	·						bit
			DAMA	U-0			
U-0	R/W-1 INT3IP2	R/W-0 INT3IP1	R/W-0 INT3IP0	0-0	U-0	U-0	U-0
 pit 7	INT3IP2	INT 3IPT	INT3IP0	_	_	_	
							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is			nown
bit 15-11	Unimplemen	ted: Read as '	0'				
	-	ted: Read as ' External Inter		pits			
	INT4IP<2:0>:		rupt 4 Priority b				
	INT4IP<2:0>:	External Inter	rupt 4 Priority b				
bit 15-11 bit 10-8	INT4IP<2:0>:	External Inter	rupt 4 Priority b				
	INT4IP<2:0>:	External Intern pt is priority 7 (rupt 4 Priority b				
	INT4IP<2:0>: 111 = Interrup	External Intern pt is priority 7 (rupt 4 Priority t highest priority				
	INT4IP<2:0>: 111 = Interru • • • • • • • • • • • • • • • • • •	External Intern pt is priority 7 (pt is priority 1	rupt 4 Priority k highest priority abled				
bit 10-8	INT4IP<2:0>: 111 = Interru	External Intern pt is priority 7 (pt is priority 1 pt source is dis	rupt 4 Priority t highest priority abled 0'	r interrupt)			
bit 10-8 bit 7	INT4IP<2:0>: 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen INT3IP<2:0>:	External Intern pt is priority 7 (pt is priority 1 pt source is dis ted: Read as '	rupt 4 Priority t highest priority abled o' rupt 3 Priority t	r interrupt) Dits			
bit 10-8 bit 7	INT4IP<2:0>: 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen INT3IP<2:0>:	External Intern pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' External Intern	rupt 4 Priority t highest priority abled o' rupt 3 Priority t	r interrupt) Dits			
bit 10-8 bit 7	INT4IP<2:0>: 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen INT3IP<2:0>:	External Intern pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' External Intern	rupt 4 Priority t highest priority abled o' rupt 3 Priority t	r interrupt) Dits			
bit 10-8 bit 7	INT4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen INT3IP<2:0>: 111 = Interru	External Intern pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' External Intern pt is priority 7 (rupt 4 Priority t highest priority abled o' rupt 3 Priority t	r interrupt) Dits			
bit 10-8 bit 7	INT4IP<2:0>: 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen INT3IP<2:0>: 111 = Interrup 001 = Interrup	External Intern pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' External Intern pt is priority 7 (rupt 4 Priority b highest priority abled 0' rupt 3 Priority b highest priority	r interrupt) Dits			

REGISTER 7-30: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

REGISTER 7-31: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—			—	—	RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

- bit 10-8 **RTCIP<2:0>:** Real-Time Clock/Calendar Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)
 - •
 - 001 = Interrupt is priority 1
 - 000 = Interrupt source is disabled
- bit 7-0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_	CRCIP2	CRCIP1	CRCIP0	—	U2ERIP2	U2ERIP1	U2ERIP0	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
	U1ERIP2	U1ERIP1	U1ERIP0					
bit 7							bit 0	
[
Legend:								
R = Readab		W = Writable		-	nented bit, read			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	-	ted: Read as '						
bit 14-12	CRCIP<2:0>:	CRC Generate	or Error Interru	upt Priority bits				
	111 = Interru	pt is priority 7 (I	highest priority	/ interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1						
		pt source is dis	abled					
bit 11	Unimplemen	ted: Read as '	D'					
bit 10-8	U2ERIP<2:0>	: UART2 Error	Interrupt Prio	rity bits				
	111 = Interru	pt is priority 7 (I	highest priority	/ interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1						
		pt source is dis	abled					
bit 7	Unimplemen	ted: Read as '	o'					
bit 6-4	U1ERIP<2:0>	-: UART1 Error	Interrupt Prio	rity bits				
	111 = Interru	pt is priority 7 (l	highest priority	/ interrupt)				
	•							
	•							
	• 001 = Interru	nt is priority 1						
		pt is priority i pt source is dis	abled					
bit 3-0	-	ted: Read as '						
	•							

REGISTER 7-32: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

REGISTER 7-33: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15	pit 15								
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		

•••	•••	•••	• •	•••			
_	_	_	_	—	LVDIP2	LVDIP1	LVDIP0
bit 7							bit 0

Legend:

bit 2-0

bit 7

LC	genu.			
R	= Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n	= Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

- LVDIP<2:0>: Low-Voltage Detect Interrupt Priority bits
 - 111 = Interrupt is priority 7 (highest priority interrupt)
 - •
 - •
 - 001 = Interrupt is priority 1
 - 000 = Interrupt source is disabled

REGISTER 7-34: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15					•		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	CTMUIP2	CTMUIP1	CTMUIP0	_	—	_	_

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-7 Unimplemented: Read as	'0'
---------------------------------	-----

bit 6-4	CTMUIP<2:0>: CTMU Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

bit 0

							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	U3TXIP2	U3TXIP1	U3TXIP0	<u> </u>	U3RXIP2	U3RXIP1	U3RXIP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	U3ERIP2	U3ERIP1	U3ERIP0	<u> </u>			
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	U3TXIP<2:0>	: UART3 Trans	smitter Interrup	ot Priority bits			
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
		pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	U3RXIP<2:0>	-: UART3 Rece	eiver Interrupt	Priority bits			
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	• 001 = Interru	nt is priority 1					
		pt source is dis	abled				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-4	U3ERIP<2:0>	-: UART3 Error	Interrupt Prio	rity bits			
		pt is priority 7 (•	•			
	•						
	•						
	• 001 = Interru	nt is priority 1					
		pt is priority i pt source is dis	abled				
bit 3-0		ted: Read as '					
···· •			-				

REGISTER 7-35: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	U4ERIP2	U4ERIP1	U4ERIP0	—	USB1IP2	USB1IP1	USB1IP0
bit 15							bit 8

REGISTER 7-36: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	MI2C3P2	MI2C3P1	MI2C3P0	—	SI2C3P2	SI2C3P1	SI2C3P0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	U4ERIP<2:0>: UART4 Error Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	• 001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 11	Unimplemented: Read as '0'
bit 10-8	USB1IP<2:0>: USB1 (USB OTG) Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 7	Unimplemented: Read as '0'
bit 6-4	MI2C3P<2:0>: Master I2C3 Event Interrupt Priority bits
	 111 = Interrupt is priority 7 (highest priority interrupt)
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	SI2C3P<2:0>: Slave I2C3 Event Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	• 001 = Interrupt is priority 1
	000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	SPI3IP2	SPI3IP1	SPI3IP0	_	SPF3IP2	SPF3IP1	SPF3IP0			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	U4TXIP2	U4TXIP1	U4TXIP0	_	U4RXIP2	U4RXIP1	U4RXIP0			
bit 7							bit			
Lagandi										
Legend: R = Readat	le hit	W = Writable	hit	= Inimple	mented bit, rea	d as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr				
bit 15	Unimplemen	ted: Read as '	0'							
bit 14-12	-	SPI3 Event In		bits						
510 11 12		pt is priority 7 (
	•	p								
	•									
	• 001 = Interrupt is priority 1									
		pt is priority i pt source is dis	abled							
bit 11		Unimplemented: Read as '0'								
bit 10-8	-	: SPI3 Fault In		bits						
		pt is priority 7 (
	•		0 1 9	1,						
	•									
	• 001 = Interru	nt is priority 1								
		pt source is dis	abled							
bit 7	Unimplemen	ted: Read as '	0'							
bit 6-4	-	: UART4 Trans		t Priority bits						
		pt is priority 7 (-	-						
	•									
	•									
	• 001 = Interru	ot is priority 1								
		pt source is dis	abled							
bit 3	000 = Interru	pt source is dis ted: Read as 'i								
	000 = Interru Unimplemen	-	0'	Priority bits						
bit 3 bit 2-0	000 = Interru Unimplemen U4RXIP<2:0>	ted: Read as '	^{0'} eiver Interrupt I							
	000 = Interru Unimplemen U4RXIP<2:0>	ted: Read as ' •: UART4 Rece	^{0'} eiver Interrupt I							
	000 = Interru Unimplemen U4RXIP<2:0>	ted: Read as ' •: UART4 Rece	^{0'} eiver Interrupt I							
	000 = Interru Unimplemen U4RXIP<2:0>	ted: Read as ' ►: UART4 Rece pt is priority 7 (o' eiver Interrupt I							

REGISTER 7-37: IPC22: INTERRUPT PRIORITY CONTROL REGISTER 22

REGISTER 7-38: IPC23: INTERRUPT PRIORITY CONTROL REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	IC9IP2	IC9IP1	IC9IP0	_	OC9IP2	OC9IP1	OC9IP0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-7 bit 6-4	Unimplemented: Read as '0' IC9IP<2:0>: Input Capture Channel 9 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • •
	001 = Interrupt is priority 1 000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	<pre>OC9IP<2:0>: Output Compare Channel 9 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>
	000 = Interrupt source is disabled

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0		
CPUIRQ	_	VHOLD	_	ILR3	ILR2	ILR1	ILR0		
bit 15							bit 8		
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0		
bit 7							bit 0		
Legend:									
R = Readable		W = Writable	DIt	•	nented bit, read				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 15	 CPUIRQ: Interrupt Request from Interrupt Controller CPU bit 1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU; this happens when the CPU priority is higher than the interrupt priority 0 = No interrupt request is unacknowledged 								
bit 14	Unimplemente	ed: Read as '0'							
bit 13	VHOLD: Vect	or Number Cap	oture Configura	ation bit					
	 1 = VECNUM contains the value of the highest priority pending interrupt 0 = VECNUM contains the value of the last Acknowledged interrupt (i.e., the last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending) 								
bit 12	Unimplemente	ed: Read as '0'	-		·				
bit 11-8	ILR<3:0>: Ne	w CPU Interrup	ot Priority Leve	l bits					
	<pre>ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15 •</pre>								
	•								
		Interrupt Priorit							
bit 7	Unimplemente	ed: Read as '0'							
bit 6-0		D>: Pending Int terrupt vector p		D bits (pending ber 135	vector number	r is VECNUM +	- 8)		
		terrupt vector p terrupt vector p							

REGISTER 7-39: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are								
	initialized, such that all user interrupt								
	sources are assigned to priority level 4.								

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value E0h with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

8.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	Section 6. "Oscillator" (DS39700).

The oscillator system for PIC24FJ256GB110 family devices has the following features:

• A total of four external and internal oscillator options as clock sources, providing 11 different clock modes

- An on-chip USB PLL block to provide a stable, 48 MHz clock for the USB module as well as a range of frequency options for the system clock
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware

A simplified diagram of the oscillator system is shown in Figure 8-1.




FIGURE 8-1: PIC24FJ256GB110 FAMILY CLOCK DIAGRAM

8.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- · Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The Primary Oscillator and FRC sources have the option of using the internal USB PLL block, which generates both the USB module clock and a separate system clock from the 96 MHZ PLL. Refer to **Section 8.5 "Oscillator Modes and USB Operation"** for additional information.

The Fast Internal FRC provides an 8 MHz clock source. It can optionally be reduced by the programmable clock divider to provide a range of system clock frequencies.

The selected clock source generates the processor and peripheral clock sources. The processor clock source is divided by two to produce the internal instruction cycle clock, FCY. In this document, the instruction cycle clock is also denoted by FOSC/2. The internal instruction cycle clock, FOSC/2, can be provided on the OSCO I/O pin for some operating modes of the Primary Oscillator.

8.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to **Section 26.1 "Configuration Bits"** for further details). The Primary Oscillator Configuration bits, POSCMD<1:0> (Configuration Word 2<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (Configuration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The Secondary Oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 8-1.

8.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
(Reserved)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	11	100	1
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
Fast RC Oscillator (FRC)	Internal	11	000	1

TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

8.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 8-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The CLKDIV register (Register 8-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator. The OSCTUN register (Register 8-3) allows the user to fine tune the FRC Oscillator over a range of approximately ±12%.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	POSCEN	SOSCEN	OSWEN
bit 7							bit 0

Legend:	CO = Clear Only bit	SO = Set Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	COSC<2:0>: Current Oscillator Selection bits
	111 = Fast RC Oscillator with Postscaler (FRCDIV)
	110 = Reserved
	101 = Low-Power RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
	010 = Primary Oscillator (XT, HS, EC)
	001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
	000 = Fast RC Oscillator (FRC)
bit 11	Unimplemented: Read as '0'
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽¹⁾
	111 = Fast RC Oscillator with Postscaler (FRCDIV)
	111 = Fast RC Oscillator with Postscaler (FRCDIV)110 = Reserved
	110 = Reserved
	 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
	 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC)
	 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
	 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC)

- **Note 1:** Reset values for these bits are determined by the FNOSC Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
 - 3: Also resets to '0' during any valid clock switch or whenever a non PLL clock mode is selected.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit
	If FSCM is enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit ⁽²⁾
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit ⁽³⁾
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	POSCEN: Primary Oscillator Sleep Enable bit
	1 = Primary Oscillator continues to operate during Sleep mode
	0 = Primary Oscillator disabled during Sleep mode
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enable Secondary Oscillator
	0 = Disable Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiate an oscillator switch to clock source specified by the NOSC<2:0> bits
	0 = Oscillator switch is complete
Note di	Departural use for these hits are determined by the ENOCO Configuration hits

- **Note 1:** Reset values for these bits are determined by the FNOSC Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
 - 3: Also resets to '0' during any valid clock switch or whenever a non PLL clock mode is selected.

	REGISTER 8-2:	CLKDIV: CLOCK DIVIDER REGISTER
--	---------------	--------------------------------

REGISTER	8-2: CLKD	DIV: CLOCK [GISTER					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1		
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0		
bit 15							bit 8		
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0		
CPDIV1	CPDIV0	_		_					
bit 7					1		bit (
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15 bit 14-12	 ROI: Recover on Interrupt bit 1 = Interrupts clear the DOZEN bit and reset the CPU peripheral clock ratio to 1:1 0 = Interrupts have no effect on the DOZEN bit 								
	111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2 000 = 1:1								
bit 11	DOZEN: DOZE Enable bit ⁽¹⁾ 1 = DOZE<2:0> bits specify the CPU peripheral clock ratio 0 = CPU peripheral clock ratio is set to 1:1								
bit 10-8	RCDIV<2:0>: FRC Postscaler Select bits 111 = 31.25 kHz (divide-by-256) 110 = 125 kHz (divide-by-64) 101 = 250 kHz (divide-by-32) 100 = 500 kHz (divide-by-16) 011 = 1 MHz (divide-by-16) 010 = 2 MHz (divide-by-4) 001 = 4 MHz (divide-by-2) 000 = 8 MHz (divide-by-1)								
bit 7-6	CPDIV<1:0>: USB System Clock Select bits (postscaler select from 32 MHz clock branch) 11 = 4 MHz (divide-by-8) ⁽²⁾ 10 = 8 MHz (divide-by-4) ⁽²⁾ 01 = 16 MHz (divide-by-2) 00 = 32 MHz (divide-by-1)								
bit 5-0	Unimplemen	ted: Read as ')'						
Note 1: Th	his bit is automa	tically cleared	when the ROI	bit is set and ar	n interrupt occu	ırs.			

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

2: This setting is not allowed while the USB module is enabled.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	—	—	—		—
pit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾
oit 7							bit 0
_egend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-6 bit 5-0	TUN<5:0>: F 011111 = Ma 011110 = • • 0000001 =		iuning bits ⁽¹⁾ acy deviation oscillator is ru	unning at factory	∕ calibrated free	quency	

REGISTER 8-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range, and may not be monotonic.

8.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note:	The Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator
	mode in software, it cannot switch between the different primary submodes without reprogramming the device.

8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in CW2 must be programmed to '0'. (Refer to **Section 26.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

8.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled) or SOSC (if SOSCEN remains set).
 - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- 2. Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of the failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 8-1.

EXAMPLE 8-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON, #0

8.5 Oscillator Modes and USB Operation

Because of the timing requirements imposed by USB, an internal clock of 48 MHz is required at all times while the USB module is enabled. Since this is well beyond the maximum CPU clock speed, a method is provided to internally generate both the USB and system clocks from a single oscillator source. PIC24FJ256GB110 family devices use the same clock structure as other PIC24FJ devices, but include a two-branch PLL system to generate the two clock signals.

The USB PLL block is shown in Figure 8-2. In this system, the input from the Primary Oscillator is divided down by a PLL prescaler to generate a 4 MHz output. This is used to drive an on-chip 96 MHz PLL frequency multiplier to drive the two clock branches. One branch uses a fixed divide-by-2 frequency divider to generate the 48 MHz USB clock. The other branch uses a fixed divide-by-3 frequency divider and configurable PLL prescaler/divider to generate a range of system clock frequencies. The CPDIV bits select the system clock speed; available clock options are listed in Table 8-2.

The USB PLL prescaler does not automatically sense the incoming oscillator frequency. The user must manually configure the PLL divider to generate the required 4 MHz output, using the PLLDIV<2:0> Configuration bits. This limits the choices for Primary Oscillator frequency to a total of 8 possibilities, shown in Table 8-3.


FIGURE 8-2: USB PLL BLOCK

TABLE 8-2:SYSTEM CLOCK OPTIONSDURING USB OPERATION

MCU Clock Division (CPDIV<1:0>)	Microcontroller Clock Frequency
None (00)	32 MHz
÷2(01)	16 MHz
÷4 (10)	8 MHz
÷8 (11)	4 MHz

TABLE 8-3 :	VALID PRIMARY OSCILLATOR
	CONFIGURATIONS FOR USB
	OPERATIONS

Input Oscillator Frequency	Clock Mode	PLL Division (PLLDIV<2:0>)
48 MHz	ECPLL	÷ 12 (111)
40 MHz	ECPLL	÷ 10 (110)
24 MHz	HSPLL, ECPLL	÷6 (101)
20 MHz	HSPLL, ECPLL	÷5 (100)
16 MHz	HSPLL, ECPLL	÷4(011)
12 MHz	HSPLL, ECPLL	÷3(010)
8 MHz	ECPLL, XTPLL	÷2(001)
4 MHz	ECPLL, XTPLL	÷1 (000)



8.5.1 CONSIDERATIONS FOR USB OPERATION

When using the USB On-The-Go module in PIC24FJ256GB110 family devices, users must always observe these rules in configuring the system clock:

- For USB operation, the selected clock source (EC, HS or XT) must meet the USB clock tolerance requirements.
- The Primary Oscillator/PLL modes are the only oscillator configurations that permit USB operation. There is no provision to provide a separate external clock source to the USB module.
- While the FRCPLL Oscillator mode is available in these devices, it should never be used for USB applications. FRCPLL mode is still available when the application is not using the USB module. However, the user must always ensure that the FRC source is configured to provide a frequency of 4 MHz or 8 MHz (RCDIV<2:0> = 001 or 000) and that the USB PLL prescaler is configured appropriately.
- All other oscillator modes are available; however, USB operation is not possible when these modes are selected. They may still be useful in cases where other power levels of operation are desirable and the USB module is not needed (e.g., the application is in Sleep and waiting for bus attachment).

8.6 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FJ256GB110 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 8-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the POSCEN bit is not also set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

REGISTER 8-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROEN	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 15						1	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—		—			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplem	ented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	1 = Reference	ence Oscillator e oscillator enat e oscillator disa	oled on REFO				
bit 14	Unimplemen	ted: Read as '0) *				
bit 13		ference Oscillat		•			
		e oscillator cont e oscillator is di					
bit 12	1 = Primary (the FOS	erence Oscillato Oscillator used C<2:0> bits; cry clock used as th	as the base cl stal maintains	ock. Note that the operation ir	Sleep mode.		C
bit 11-8	-	Reference Os			,	0	
	1110 = Base 1101 = Base	clock value divi clock value divi clock value divi clock value divi	ded by 16,384 ded by 8,192				
	1011 = Base 1010 = Base 1001 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base 0011 = Base	clock value divi clock value divi	ded by 2,048 ded by 1,024 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4				

9.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 10. "Power-Saving Features" (DS39698).

The PIC24FJ256GB110 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0** "Oscillator Configuration".

9.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 9-1. Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

Note:	SLEEP_MODE and IDLE_MODE are con-
	stants defined in the assembler include
	file for the selected device.

9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the these events:

- On any interrupt source that is individually enabled
- On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	SLEEP	mode
PWRSAV	#IDLE_MODE	;	Put	the	device	into	IDLE '	mode

9.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:256, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

9.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD Control registers.

Both bits have similar functions in enabling or disabling their associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as setting the PMD bit does. Most peripheral modules have an enable bit; exceptions include input capture, output compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

10.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 12. *"I/O Ports with Peripheral Pin Select (PPS)"* (DS39711).

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers, and the port pin, will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of outputs.




FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE

10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

10.2 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the A/D port pins. Setting a port pin as an analog input also requires that the corresponding TRIS bit be set. If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

10.2.2 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins are always to be avoided. Table 10-1 summarizes the input capabilities. Refer to **Section 29.1 "DC Characteristics"** for more details.

Note: For easy identification, the pin diagrams at the beginning of the data sheet also indicate 5.5V tolerant pins with dark grey shading.

TABLE 10-1: INPUT VOLTAGE LEVELS⁽¹⁾

Port or Pin	Tolerated Input	Description
PORTA<10:9>	Vdd	Only VDD input
PORTB<15:0>		levels tolerated.
PORTC<15:12>		
PORTD<7:6>		
PORTF<0>		
PORTG<9:6>, PORTG<3:2>		
PORTA<15:14>, PORTA<7:0>	5.5V	Tolerates input levels above
PORTC<4:1>		VDD, useful for
PORTD<15:8>, PORTD<5:0>		most standard logic.
PORTE<9:0>		
PORTF<13:12>, PORTF<8>, PORTF<5:1>		
PORTG<15:12>, PORTG<1:0>		

Note 1: Not all port pins shown here are implemented on 64-pin and 80-pin devices. Refer to Section 1.0 "Device Overview" to confirm which ports are available in specific devices.

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0 MOV W0, TRISBB NOP BTSS PORTB, #13 ; Configure PORTB<15:8> as inputs
; and PORTB<7:0> as outputs

- ; Delay 1 cycle
- ; Next Instruction

10.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ256GB110 family of devices to generate interrupt requests to the processor in response to a Change-Of-State (COS) on selected input pins. This feature is capable of detecting input Change-Of-States even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 81 external inputs that may be selected (enabled) for generating an interrupt request on a Change-Of-State.

Registers, CNEN1 through CNEN6, contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin has a both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source that is connected to the pin, while the pull-downs act as a current sink that is connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are separately enabled using the CNPU1 through CNPU6 registers (for pull-ups) and the CNPD1 through CNPD6 registers (for pull-downs). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.

When the internal pull-up is selected, the pin pulls up to VDD - 0.7V (typical). Make sure that there is no external pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

10.4 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select (PPS) feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

10.4.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

PIC24FJ256GB110 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 32 remappable input/output pins, depending on the pin count of the particular device selected; these are numbered, RP0 through RP31. Remappable input only pins are numbered above this range, from RPI32 to RPI43 (or the upper limit for that particular device).

See Table 1-4 for a summary of pinout options in each package offering.

10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

Peripheral Pin Select is not available for I^2C^{TM} change notification inputs, RTCC alarm outputs or peripherals with analog inputs.

A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

10.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (e.g., OC, UART Transmit) take priority over general purpose digital functions on a pin, such as PMP and port I/O. Specialized digital outputs, such as USB functionality, will take priority over PPS outputs on the same pin. The pin diagrams provided at the beginning of this data sheet list peripheral outputs in the order of priority. Refer to them for priority concerns on a particular pin.

Unlike PIC24F devices with fixed peripherals, pin-selectable peripheral inputs never take ownership of a pin. The pin's output buffer is controlled by the TRISx setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode, the PPS input will operate correctly. If an analog function is enabled on the pin, the PPS input will be disabled.

10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of Special Function Registers: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

10.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates which pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-21). Each register contains two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of peripheral pin selections supported by the device.

10.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 10-22 through Register 10-37). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-3).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

Input Name	Function Name	Register	Function Mapping Bits
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
External Interrupt 3	INT3	RPINR1	INT3R<5:0>
External Interrupt 4	INT4	RPINR2	INT4R<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Input Capture 2	IC2	RPINR7	IC2R<5:0>
Input Capture 3	IC3	RPINR8	IC3R<5:0>
Input Capture 4	IC4	RPINR8	IC4R<5:0>
Input Capture 5	IC5	RPINR9	IC5R<5:0>
Input Capture 6	IC6	RPINR9	IC6R<5:0>
Input Capture 7	IC7	RPINR10	IC7R<5:0>
Input Capture 8	IC8	RPINR10	IC8R<5:0>
Input Capture 9	IC9	RPINR15	IC9R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<5:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<5:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<5:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<5:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<5:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<5:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<5:0>
SPI3 Clock Input	SCK3IN	RPINR23	SCK3R<5:0>
SPI3 Data Input	SDI3	RPINR28	SDI3R<5:0>
SPI3 Slave Select Input	SS3IN	RPINR29	SS3R<5:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<5:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<5:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<5:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<5:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<5:0>
UART2 Receive	U2RX	RPINR19	U2RXR<5:0>
UART3 Clear To Send	U3CTS	RPINR21	U3CTSR<5:0>
UART3 Receive	U3RX	RPINR17	U3RXR<5:0>
UART4 Clear To Send	U4CTS	RPINR27	U4CTSR<5:0>
UART4 Receive	U4RX	RPINR27	U4RXR<5:0>

TABLE 10-2: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

Output Function Number ⁽¹⁾	Function	Output Name
0	NULL ⁽²⁾	Null
1	C1OUT	Comparator 1 Output
2	C2OUT	Comparator 2 Output
3	U1TX	UART1 Transmit
4	U1RTS ⁽³⁾	UART1 Request To Send
5	U2TX	UART2 Transmit
6	U2RTS ⁽³⁾	UART2 Request To Send
7	SDO1	SPI1 Data Output
8	SCK10UT	SPI1 Clock Output
9	SS1OUT	SPI1 Slave Select Output
10	SDO2	SPI2 Data Output
11	SCK2OUT	SPI2 Clock Output
12	SS2OUT	SPI2 Slave Select Output
18	OC1	Output Compare 1
19	OC2	Output Compare 2
20	OC3	Output Compare 3
21	OC4	Output Compare 4
22	OC5	Output Compare 5
23	OC6	Output Compare 6
24	OC7	Output Compare 7
25	OC8	Output Compare 8
28	U3TX	UART3 Transmit
29	U3RTS ⁽³⁾	UART3 Request To Send
30	U4TX	UART4 Transmit
31	U4RTS ⁽³⁾	UART4 Request To Send
32	SDO3	SPI3 Data Output
33	SCK3OUT	SPI3 Clock Output
34	SS3OUT	SPI3 Slave Select Output
35	OC9	Output Compare 9
36	C3OUT	Comparator 3 Output
37-63	(unused)	NC

TABLE 10-3: SELECTABLE OUTPUT SOURCES (MAPS FUNCTION TO OUTPUT)

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA[®] BCLK functionality uses this output.

10.4.3.3 Mapping Limitations

The control schema of the Peripheral Pin Select is extremely flexible. Other than systematic blocks that prevent signal contention caused by two physical pins being configured as the same functional input, or two functional outputs configured as the same pin, there are no hardware enforced lockouts. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

10.4.3.4 Mapping Exceptions for PIC24FJ256GB110 Family Devices

Although the PPS registers theoretically allow for up to 64 remappable I/O pins, not all of these are implemented in all devices. For PIC24FJ256GB110 family devices, the maximum number of remappable pins available are 44, which includes 12 input only pins. In addition, some pins in the RP and RPI sequences are unimplemented in lower pin count devices. The differences in available remappable pins are summarized in Table 10-4.

When developing applications that use remappable pins, users should also keep these things in mind:

- For the RPINRx registers, bit combinations corresponding to an unimplemented pin for a particular device are treated as invalid; the corresponding module will not have an input mapped to it. For all PIC24FJ256GB110 family devices, this includes all values greater than 43 ('101011').
- For RPORx registers, the bit fields corresponding to an unimplemented pin will also be unimplemented. Writing to these fields will have no effect.

10.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit remapping lock

10.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

10.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

10.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

Device Pin Count		RP Pins (I/O)	RPI Pins		
Device Pin Count	Total	Unimplemented	Total	Unimplemented	
64-pin	28	RP5, RP15, RP30, RP31	1	RPI32-36, RPI38-43	
80-pin	31	RP31	9	RPI32, RPI39, RPI41	
100-pin	32	_	12	_	

TABLE 10-4: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ256GB110 FAMILY DEVICES

10.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control peripheral pin selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to '000000', all Peripheral Pin Select inputs are tied to Vss, and all Peripheral Pin Select outputs are disconnected.

Note:	In tying Peripheral Pin Select inputs to
	RP63, RP63 does not have to exist on a
	device for the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use. Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs, nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a Peripheral Pin Select.

Example 10-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 10-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

```
// Unlock Registers
__builtin_write_OSCCONL(OSCCON & 0xBF);
// Configure Input Functions (Table 9-1))
// Assign UIRX To Pin RP0
RPINR18bits.UIRXR = 0;
// Assign UICTS To Pin RP1
RPINR18bits.UICTSR = 1;
// Configure Output Functions (Table 9-2)
// Assign UITX To Pin RP2
RPOR1bits.RP2R = 3;
// Assign UIRTS To Pin RP3
RPOR1bits.RP3R = 4;
// Lock Registers
builtin write_OSCCONL(OSCCON | 0x40);
```

10.4.6 PERIPHERAL PIN SELECT REGISTERS

The PIC24FJ256GB110 family of devices implements a total of 37 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (21)
- Output Remappable Peripheral Registers (16)

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 10.4.4.1 "Control Register Lock" for a specific command sequence.

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—		—	—		—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bi			'0' = Bit is clea	ared	x = Bit is unki	nown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 INT1R<5:0>: Assign External Interrupt 1 (INT1) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	INT3R<5:0>: Assign External Interrupt 3 (INT3) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	INT2R<5:0>: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits

REGISTER 10-3: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-6 Unimplemented: Read as '0'

bit 5-0 INT4R<5:0>: Assign External Interrupt 4 (INT4) to Corresponding RPn or RPIn Pin bits

REGISTER 10-4: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 T3CKR<5:0>: Assign Timer3 External Clock (T3CK) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 T2CKR<5:0>: Assign Timer2 External Clock (T2CK) to Corresponding RPn or RPIn Pin bits

REGISTER 10-5: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

— — T5CKR5 T5CKR4 T5CKR3 T5CKR2 T5CKR1 T5CKR0 bit 15 bit 8	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
bit 15 bit 8	—	—	T5CKR5	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0
	bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T4CKR5	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0
bit 7							bit 0

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	T5CKR<5:0>: Assign Timer5 External Clock (T5CK) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	T4CKR<5:0>: Assign Timer4 External Clock (T4CK) to Corresponding RPn or RPIn Pin bits

REGISTER 10-6: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC2R<5:0>: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC1R<5:0>: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits

REGISTER 10-7: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit W = Writable bit		U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC4R<5:0>: Assign Input Capture 4 (IC4) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC3R<5:0>: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

REGISTER 10-8: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0
bit 7							bit 0

Legend:			
R = Readable bit	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC6R<5:0>: Assign Input Capture 6 (IC6) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC5R<5:0>: Assign Input Capture 5 (IC5) to Corresponding RPn or RPIn Pin bits

REGISTER 10-9: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	IC8R5	IC8R4	IC8R3	IC8R2	IC8R1	IC8R0
						bit 8
U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0
				•		bit 0
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unkno		nown	
		IC8R5 U-0 R/W-1 — IC7R5 bit W = Writable	IC8R5 IC8R4 U-0 R/W-1 R/W-1 — IC7R5 IC7R4 bit W = Writable bit W	IC8R5 IC8R4 IC8R3 U-0 R/W-1 R/W-1 R/W-1 — IC7R5 IC7R4 IC7R3 bit W = Writable bit U = Unimplem	IC8R5 IC8R4 IC8R3 IC8R2 U-0 R/W-1 R/W-1 R/W-1 R/W-1 IC7R5 IC7R4 IC7R3 IC7R2 bit W = Writable bit U = Unimplemented bit, read	- IC8R5 IC8R4 IC8R3 IC8R2 IC8R1 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 - IC7R5 IC7R4 IC7R3 IC7R2 IC7R1 bit W = Writable bit U = Unimplemented bit, read as '0' U = Unimplemented bit, read as '0'

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC8R<5:0>: Assign Input Capture 8 (IC8) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC7R<5:0>: Assign Input Capture 7 (IC7) to Corresponding RPn or RPIn Pin bits

REGISTER 10-10: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **OCFBR<5:0>:** Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

REGISTER 10-11: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC9R5	IC9R4	IC9R3	IC9R2	IC9R1	IC9R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			l as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is			x = Bit is unkr	nown			

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC9R<5:0>: Assign Input Capture 9 (IC9) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

REGISTER 10-12: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3RXR<5:0>: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

REGISTER 10-13: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U1CTSR<5:0>: Assign UART1 Clear to Send (U1CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	U1RXR<5:0>: Assign UART1 Receive (U1RX) to Corresponding RPn or RPIn Pin bits

REGISTER 10-14: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 7

bit 13-8 U2CTSR<5:0>: Assign UART2 Clear to Send (U2CTS) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 U2RXR<5:0>: Assign UART2 Receive (U2RX) to Corresponding RPn or RPIn Pin bits

bit 0

REGISTER 10-15: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK1R<5:0>: Assign SPI1 Clock Input (SCK1IN) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI1R<5:0>: Assign SPI1 Data Input (SDI1) to Corresponding RPn or RPIn Pin bits

REGISTER 10-16: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3CTSR<5:0>: Assign UART3 Clear to Send (U3CTS) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 SS1R<5:0>: Assign SPI1 Slave Select Input (SS1IN) to Corresponding RPn or RPIn Pin bits

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK2R<5:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI2R<5:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

REGISTER 10-18: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-6 Unimplemented: Read as '0'

bit 5-0 SS2R<5:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

REGISTER 10-19: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U4CTSR<5:0>: Assign UART4 Clear to Send (U4CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	U4RXR<5:0>: Assign UART4 Receive (U4RX) to Corresponding RPn or RPIn Pin bits

REGISTER 10-20: RPINR28: PERIPHERAL PIN SELECT INPUT REGISTER 28

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK3R5	SCK3R4	SCK3R3	SCK3R2	SCK3R1	SCK3R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI3R5	SDI3R4	SDI3R3	SDI3R2	SDI3R1	SDI3R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 SCK3R<5:0>: Assign SPI3 Clock Input (SCK3IN) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 SDI3R<5:0>: Assign SPI3 Data Input (SDI3) to Corresponding RPn or RPIn Pin bits

REGISTER 10-21: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS3R5	SS3R4	SS3R3	SS3R2	SS3R1	SS3R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 SS3R<5:0>: Assign SPI3 Slave Select Input (SS31IN) to Corresponding RPn or RPIn Pin bits

REGISTER 10-22: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
bit 15				·		•	bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7				·		•	bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP1R<5:0>:** RP1 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP1 (see Table 10-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP0R<5:0>:** RP0 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP0 (see Table 10-3 for peripheral function numbers)

REGISTER 10-23: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0
Legend:							

=ogona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8**RP3R<5:0>:** RP3 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP3 (see Table 10-3 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP2R<5:0>:** RP2 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP2 (see Table 10-3 for peripheral function numbers)

REGISTER 10-24: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP5R<5:0>:** RP5 Output Pin Mapping bits⁽¹⁾

Peripheral output number n is assigned to pin, RP5 (see Table 10-3 for peripheral function numbers)bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP4R<5:0>:** RP4 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP4 (see Table 10-3 for peripheral function numbers)

Note 1: Unimplemented on 64-pin devices; read as '0'.

REGISTER 10-25: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP7R<5:0>: RP7 Output Pin Mapping bits
	Peripheral output number n is assigned to pin, RP7 (see Table 10-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP6R<5:0>: RP6 Output Pin Mapping bits
	Peripheral output number n is assigned to pin, RP6 (see Table 10-3 for peripheral function numbers)

REGISTER 10-26: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7	•						bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP9R<5:0>:** RP9 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP9 (see Table 10-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP8R<5:0>:** RP8 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP8 (see Table 10-3 for peripheral function numbers)

REGISTER 10-27: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15	-						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

- bit 13-8**RP11R<5:0>:** RP11 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP11 (see Table 10-3 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP10R<5:0>:** RP10 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP10 (see Table 10-3 for peripheral function numbers)

REGISTER 10-28: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0		
bit 15	bit 15 bit t								

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0		
bit 7 bi									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP13R<5:0>:** RP13 Output Pin Mapping bits

- Peripheral output number n is assigned to pin, RP13 (see Table 10-3 for peripheral function numbers)bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP12R<5:0>:** RP12 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP12 (see Table 10-3 for peripheral function numbers)

			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_	RP15R5 ⁽¹⁾	RP15R4 ⁽¹⁾	RP15R3 ⁽¹⁾	RP15R2 ⁽¹⁾	RP15R1 ⁽¹⁾	RP15R0 ⁽¹⁾			
bit 15 bi										

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0		
bit 7 bit 0									

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP15R<5:0>: RP15 Output Pin Mapping bits ⁽¹⁾
	Peripheral output number n is assigned to pin, RP0 (see Table 10-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP14R<5:0>: RP14 Output Pin Mapping bits
	Peripheral output number n is assigned to pin, RP14 (see Table 10-3 for peripheral function numbers)

Note 1: Unimplemented on 64-pin devices; read as '0'.

REGISTER 10-30: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

1							
bit 15							bit 8
	—	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

 bit 15-14
 Unimplemented: Read as '0'

 bit 13-8
 RP17R<5:0>: RP17 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP17 (see Table 10-3 for peripheral function numbers)

 bit 7-6
 Unimplemented: Read as '0'

 bit 5-0
 RP16R<5:0>: RP16 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP16 (see Table 10-3 for peripheral function numbers)

© 2009 Microchip Technology Inc.

REGISTER 10-31: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8**RP19R<5:0>:** RP19 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP19 (see Table 10-3 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP18R<5:0>:** RP18 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP18 (see Table 10-3 for peripheral function numbers)

REGISTER 10-32: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
bit 15		•					bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP21R<5:0>:** RP21 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP21 (see Table 10-3 for peripheral function numbers)bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP20R<5:0>:** RP20 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP20 (see Table 10-3 for peripheral function numbers)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				000000	00000		000000

0-0	0-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-U	R/W-U
—	—	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8
 RP23R<5:0>: RP23 Output Pin Mapping bits

 Peripheral output number n is assigned to pin, RP23 (see Table 10-3 for peripheral function numbers)

 bit 7-6
 Unimplemented: Read as '0'
- bit 5-0 **RP22R<5:0>:** RP22 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP22 (see Table 10-3 for peripheral function numbers)

REGISTER 10-34: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP25R5	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

	 RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0
bit 7						bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP25R<5:0>:** RP25 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP25 (see Table 10-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP24R<5:0>:** RP24 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP24 (see Table 10-3 for peripheral function numbers)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		RP27R5	RP27R4	RP27R3	RP27R2	RP27R1	RP27R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

REGISTER 10-35: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

bit 15-14 Unimplemented: Read as '0'

- bit 13-8
 RP27R<5:0>: RP27 Output Pin Mapping bits

 Peripheral output number n is assigned to pin, RP27 (see Table 10-3 for peripheral function numbers)

 bit 7-6
 Unimplemented: Read as '0'
- bit 5-0 **RP26R<5:0>:** RP26 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP26 (see Table 10-3 for peripheral function numbers)

REGISTER 10-36: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

'0' = Bit is cleared

bit 15-14 Unimplemented: Read as '0'

'1' = Bit is set

bit 13-8 **RP29R<5:0>:** RP29 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP29 (see Table 10-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP28R<5:0>:** RP28 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP28 (see Table 10-3 for peripheral function numbers)

-n = Value at POR

x = Bit is unknown

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP31R5 ⁽¹⁾	RP31R4 ⁽¹⁾	RP31R3 ⁽¹⁾	RP31R2 ⁽¹⁾	RP31R1 ⁽¹⁾	RP31R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP30R5	RP30R4	RP30R3	RP30R2	RP30R1	RP30R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP31R<5:0>:** RP31 Output Pin Mapping bits⁽¹⁾

Peripheral output number n is assigned to pin, RP31 (see Table 10-3 for peripheral function numbers)bit 7-6 Unimplemented: Read as '0'

Dil 7-6 Unimplemented: Read as 0

bit 5-0 RP30R<5:0>: RP30 Output Pin Mapping bits⁽²⁾

Peripheral output number n is assigned to pin, RP30 (see Table 10-3 for peripheral function numbers)

Note 1: Unimplemented on 64-pin and 80-pin devices; read as '0'.

2: Unimplemented on 64-pin devices; read as '0'.

NOTES:

11.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC), or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.




FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON		TSIDL					—				
bit 15							bit				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
_	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own				
bit 15	TON: Timer1										
	1 = Starts 16 0 = Stops 16										
bit 14	-	ted: Read as '	o'								
bit 13	-	in Idle Mode bit									
	1 = Discontinue module operation when device enters Idle mode										
	0 = Continue module operation in Idle mode										
bit 12-7	Unimplemented: Read as '0'										
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit										
	<u>When TCS = 1:</u> This bit is ignored.										
	When TCS =										
		<u> </u>	n enabled								
		me accumulatio									
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Prescale	e Select bits							
	11 = 1:256										
	10 = 1:64 01 = 1:8										
	01 = 1.8 00 = 1:1										
bit 3	Unimplemer	nted: Read as '	o'								
bit 2	-	er1 External Clo		hronization Sel	lect bit						
	When TCS =										
	1 = Synchro	onize external c									
		synchronize ext	ernal clock inp	ut							
	<u>When TCS = 0:</u> This bit is ignored.										
L:1 4	•		Calaat hit								
bit 1		Clock Source S I clock from T10		riging odgo)							
				rising edge)							
	0 = Internal clock (Fosc/2) Unimplemented: Read as '0'										

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER⁽¹⁾

Note 1: Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter reset and is not recommended.

12.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704).

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two independent 16-bit timers with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- · Single 32-bit synchronous counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period Register Match
- ADC Event Trigger (Timer4/5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the ADC Event Trigger; this is implemented only with Timer3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 12-1; T3CON and T5CON are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note:	For 32-bit operation, T3CON and T5CON									
	control bits are ignored. Only T2CON and									
	T4CON control bits are used for setup and									
	control. Timer2 and Timer4 clock and gate									
	inputs are utilized for the 32-bit timer									
	modules, but an interrupt is generated with									
	the Timer3 or Timer5 interrupt flags.									


To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to external clock, RPINRx (TxCK) must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word of the value while PR2 (or PR4) contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE; use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR3:TMR2 (or TMR5:TMR4). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 10.4 "Peripheral Pin Select" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE; use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit (TxCON<15> = 1).



The timer clock input must be assigned to an available RPn pin before use. Please see Section 10.4 "Peripheral 2:

Pin Select" for more information.

3: The ADC Event Trigger is available only on Timer 2/3 in 32-bit mode and Timer 3 in 16-bit mode.





FIGURE 12-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON	—	TSIDL	—	_	_	—					
bit 15							bi				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
_	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾	_	TCS ⁽²⁾	_				
bit 7							bi				
Logondi											
L egend: R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit. rea	d as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own				
bit 15		<u>N<3> = 1:</u> 2-bit Timerx/y 2-bit Timerx/y <u>N<3> = 0:</u> 6-bit Timerx									
bit 14	-		٥'								
bit 13	Unimplemented: Read as '0' TSIDL: Stop in Idle Mode bit										
	1 = Discontir	nue module ope	ration when de		mode						
bit 12-7	Unimpleme	 0 = Continue module operation in Idle mode Unimplemented: Read as '0' 									
bit 6	When TCS = This bit is igr When TCS = 1 = Gated ti	nored.	n enabled	Enable bit							
bit 5-4		>: Timerx Input		Select bits							
bit 3	1 = Timerx a 0 = Timerx a	Timer Mode Sele and Timery form and Timery act a	a single 32-bit as two 16-bit tin	ners							
h:4 0		le, T3CON cont		affect 32-bit tim	er operation.						
bit 2 bit 1	-	n ted: Read as ' Clock Source \$									
DIT	1 = Externa	I clock from pin clock (Fosc/2)		rising edge)							
bit 0		nted: Read as '	0'								
Note 1: Ir	n 32-bit mode, t	he T3CON or T	5CON control h	its do not affec	t 32-hit timer	operation					
2 : If		IRx (TxCK) mus	t be configured			r more informatic	on, see				
		lue of TxCON v		s runnina (TON	= 1) causes f	he timer prescal	e counter				

3: Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

REGISTER 12-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER⁽³⁾

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	—	TSIDL ⁽¹⁾	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾	—	—	TCS ^(1,2)	—
bit 7							bit 0

Legend:							
R = Read	lable bit	W = Writable bit	U = Unimplemented bit	, read as '0'			
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15		nery On bit ⁽¹⁾					
		s 16-bit Timery					
	•	s 16-bit Timery					
bit 14	-	mented: Read as '0'					
bit 13		Stop in Idle Mode bit ⁽¹⁾					
		ontinue module operation whe inue module operation in Idle					
bit 12-7	Unimple	mented: Read as '0'					
bit 6	TGATE:	Timery Gated Time Accumula	ation Enable bit ⁽¹⁾				
	When TC	<u> S = 1:</u>					
		s ignored.					
	When TC						
		ed time accumulation enabled ed time accumulation disabled					
bit 5-4		1:0>: Timery Input Clock Pres	(4)				
	11 = 1:25	v ,					
	10 = 1:64						
	01 = 1:8						
	00 = 1:1						
bit 3-2	-	mented: Read as '0'					
bit 1	TCS: Tim	nery Clock Source Select bit ⁽¹	,2)				
		rnal clock from pin TyCK (on	the rising edge)				
	0 = Internal clock (Fosc/2)						
bit 0	Unimple	mented: Read as '0'					
Note 1:				e bits have no effect on Timery			
2:	operation; all timer functions are set through T2CON and T4CON.						
Ζ.	1103 - 1,1	f TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. See Section 10.4 "Peripheral					

- **Pin Select**" for more information.
- **3:** Changing the value of TyCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

NOTES:

13.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 34. "Input Capture with Dedicated Timer" (DS39722).

Devices in the PIC24FJ256GB110 family all feature 9 independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- · Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers, ICxCON1 (Register 13-1) and ICxCON2 (Register 13-2). A general block diagram of the module is shown in Figure 13-1.

13.1 General Operating Modes


13.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the input capture module operates in a free-running mode. The internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL bits to '00000', and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

When the SYNCSEL bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).



13.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (ICy) provides the Most Significant 16 bits. Wraparounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

13.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx, or all transitions on ICx. Captures can be configured to occur on all rising edges, or just some (every 4th or 16th). Interrupts can be independently configured to generate on each event, or a subset of events.

To set up the module for capture operations:

- 1. Configure the ICx input for one of the available Peripheral Pin Select pins.
- 2. If Synchronous mode is to be used, disable the sync source before proceeding.
- 3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- 4. Set the SYNCSEL bits (ICxCON2<4:0>) to the desired sync/trigger source.
- 5. Set the ICTSEL bits (ICxCON1<12:10>) for the desired clock source.
- 6. Set the ICI bits (ICxCON1<6:5>) to the desired interrupt frequency
- 7. Select Synchronous or Trigger mode operation:
 - a) Check that the SYNCSEL bits are not set to '00000'.
 - b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
 - c) For Trigger mode, set ICTRIG, and clear the TRIGSTAT bit (ICxCON2<6>).
- 8. Set the ICM bits (ICxCON1<2:0>) to the desired operational mode.
- 9. Enable the selected trigger/sync source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- 1. Set the IC32 bits for both modules (ICyCON2<8> and (ICxCON2<8>), enabling the even numbered module first. This ensures the modules will start functioning in unison.
- 2. Set the ICTSEL and SYNCSEL bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSEL and SYNCSEL settings.
- Clear the ICTRIG bit of the even module (ICyCON2<7>); this forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
- 4. Use the odd module's ICI bits (ICxCON1<6:5>) to the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
- Note: For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
- Use the ICM bits of the odd module (ICxCON1<2:0>) to set the desired capture mode.

The module is ready to capture events when the time base and the trigger/sync source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (perform automatically by hardware).

REGISTER 13-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—
bit 15							bit 8
U-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
	ICI1	ICIO	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾
bit 7	1011	1010	1001	IODINE	101112		bit 0
Legend:		HC = Hardwa	re Clearable bi	t			
R = Readab	le hit	W = Writable		-	mented bit, read	las 'O'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
					arcu		lowin
bit 15-14	Unimplemer	nted: Read as '	0'				
bit 13	ICSIDL: Inpu	it Capture x Mo	dule Stop in Idl	e Control bit			
		oture module ha					
		oture module co			e mode		
bit 12-10		>: Input Capture		bits			
		m clock (Fosc/2	2)				
	110 = Reser 101 = Reser						
	101 = Timer						
	011 = Timer	5					
	010 = Timer						
	001 = Timer 000 = Timer						
bit 9-7	Unimplemer	nted: Read as '	כי				
bit 6-5	ICI<1:0>: Se	elect Number of	Captures per li	nterrupt bits			
	11 = Interrup	ot on every fourt	h capture even	t			
		ot on every third					
		ot on every seco ot on every capt		ent			
bit 4	-	Capture x Over		n bit (road only	d)		
DIL 4		oture overflow o		g bit (read-only)		
		capture overflo					
bit 3	ICBNE: Inpu	t Capture x Buf	er Empty Statu	is bit (read-only	V)		
	1 = Input cap	oture buffer is no	ot empty, at lea			n be read	
		oture buffer is er	1.2	•			
bit 2-0		nput Capture Mo					
	(rising	upt mode: input g edge detect or	nly, all other co			levice is in Slee	p or Idle mode
		ed (module disa aler Capture m	,	a avony 16th rig	ing odgo		
		aler Capture m					
		le Capture mod					
	010 = Simpl	le Capture mod	e: capture on e	very falling edg	ge		
		Detect Capture			lge (rising and	falling), ICI<1:	0> bits do no
		ol interrupt gene		noae			
	000 = Input	capture module	urned off				

Note 1: The ICx input must also be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select".

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	—	_	_		—	IC32
bit 15	·						bit 8
R/W-0	R/W-0 HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit (
Legend:		HS = Hardwa	are Settable bit				
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown			nown
bit 8	1 = ICx and I	Cy operate in	ules Enable bit cascade as a 3 ently as a 16-bi	2-bit module (th		set in both mod	dules)
bit 7	ICTRIG: ICx 1	Frigger/Sync S	-		ts		
			ource designate				
bit 6	 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear 					ware)	
bit 5	Unimplement	ted: Read as	ʻ0'				
bit 4-0	SYNCSEL<4: 11111 = Rese 11110 = Inpu 11101 = Inpu 11100 = CTM 11011 = A/D(erved t Capture 9 t Capture 6 IU ⁽¹⁾ 1)	ynchronization S	Source Selectic	on bits		

- 11010 = Comparator 3⁽¹⁾ 11001 = Comparator 2⁽¹⁾ 11000 = Comparator 1⁽¹⁾
 - 10111 = Input Capture 4
 - 10110 = Input Capture 3
 - 10101 = Input Capture 2
 - 10100 = Input Capture 1
 - 10011 = Input Capture 8
 - 10010 = Input Capture 7
 - 1000x = reserved 01111 = Timer5
 - 01111 = Timer5 01110 = Timer4
 - 01101 = Timer3
 - 01100 = Timer2
 - 01011 = Timer1
 - 01010 = Input Capture 5
 - 01001 = Output Compare 9
 - 01000 = Output Compare 8 00111 = Output Compare 7
 - 00111 = Output Compare 7 00110 = Output Compare 6
 - 00110 = Output Compare 6 00101 = Output Compare 5
 - 00101 = Output Compare 5 00100 = Output Compare 4
 - 00100 = Output Compare 4 00011 = Output Compare 3
 - 00011 = Output Compare 3 00010 = Output Compare 2
 - 00001 = Output Compare 2 00001 = Output Compare 1
 - 00000 = Not synchronized to any other module

Note 1: Use these inputs as trigger sources only and never as sync sources.

14.0 OUTPUT COMPARE WITH DEDICATED TIMERS

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	Section 35. "Output Compare with
	Dedicated Timers" (DS39723).

Devices in the PIC24FJ256GB110 family all feature 9 independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce pulse-width modulated waveforms for driving power applications.

Key features of the output compare module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- Two separate period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single-pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

14.1 General Operating Modes

14.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the output compare module operates in a free-running mode. The internal 16-bit counter, OCxTMR, runs counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the period registers occurs.

In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.

Free-running mode is selected by default, or any time that the SYNCSEL bits (OCxCON2<4:0>) are set to '00000'. Synchronous or Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16-bit timer and duty cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (OCy) provides the Most Significant 16 bits. Wraparounds of the OCx registers cause an increment of their corresponding OCy registers.

Cascaded operation is configured in hardware by setting the OC32 bits (OCxCON2<8>) for both modules.

14.2 Compare Operations

In Compare mode (Figure 14-1), the output compare module can be configured for single-shot or continuous pulse generation; it can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS duty cycle registers:
 - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
 - b) Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
 - c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.

- 3. Write the rising edge value to OCxR, and the falling edge value to OCxRS.
- 4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
- 5. Set the OCM<2:0> bits for the appropriate compare operation (= 0xx).
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation, and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL<4:0> bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSEL bits to '00000' (no sync/trigger source).
- Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bit for the selected timer which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.




FIGURE 14-1: OUTPUT COMPARE BLOCK DIAGRAM (16-BIT MODE)

For 32-bit cascaded operation, these steps are also necessary:

- Set the OC32 bits for both registers (OCyCON2<8> and (OCxCON2<8>). Enable the even numbered module first to ensure the modules will start functioning in unison.
- Clear the OCTRIG bit of the even module (OCyCON2), so the module will run in Synchronous mode.
- 3. Configure the desired output and Fault settings for OCy.
- 4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
- If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGSTAT (OCxCON2<6>), and SYNCSEL (OCxCON2<4:0>) bits.
- Configure the desired compare or PWM mode of operation (OCM<2:0>) for OCy first, then for OCx.

Depending on the output mode selected, the module holds the OCx pin in its default state, and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes, and after each OCxRS match in Double Compare modes.

Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.

14.3 Pulse-Width Modulation (PWM) Mode

In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are double-buffered (buffer registers are internal to the module and are not mapped into SFR space).

To configure the output compare module for PWM operation:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- 2. Calculate the desired duty cycles and load them into the OCxR register.
- 3. Calculate the desired period and load it into the OCxRS register.
- Select the current OCx as the sync source by writing 0x1F to SYNCSEL<4:0> (OCxCON2<4:0>), and clearing OCTRIG (OCxCON2<7>).
- 5. Select a clock source by writing the OCTSEL<2:0> (OCxCON<12:10>) bits.
- 6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 7. Select the desired PWM mode in the OCM<2:0> (OCxCON1<2:0>) bits.
- If a timer is selected as a clock source, set the TMRy prescale value and enable the time base by setting the TON (TxCON<15>) bit.
- Note: This peripheral contains input and output functions that may need to be configured by the Peripheral Pin Select. See Section 10.4 "Peripheral Pin Select" for more information.




FIGURE 14-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)

14.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 14-1.

EQUATION 14-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period = $[(PRy) + 1] \cdot TCY \cdot (Timer Prescale Value)$

where: PWM Frequency = 1/[PWM Period]

- **Note 1:** Based on TCY = TOSC * 2, Doze mode and PLL are disabled.
- Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

14.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS, and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100% duty cycle).

See Example 14-1 for PWM mode timing details. Table 14-1 and Table 14-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾

Maximum PWM Resolution (bits) = $\frac{\log_{10} \left(\frac{FCY}{FPWM \bullet (Timer Prescale Value)} \right)}{\log_{10} \left(\frac{FCY}{FPWM \bullet (Timer Prescale Value)} \right)}$

 $\log_{10}(2)$

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

 Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where FOSC = 8 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1. TCY = 2 * TOSC = 62.5 ns PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 μs PWM Period = (PR2 + 1) • TCY • (Timer 2 Prescale Value) 19.2 μs = (PR2 + 1) • 62.5 ns • 1 PR2 = 306
 Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution = log₁₀(FCY/FPWM)/log₁₀2) bits = (log₁₀(16 MHz/52.08 kHz)/log₁₀2) bits = 8.3 bits
 Note 1: Based on TCY = 2 * Tosc; Doze mode and PLL are disabled.

TABLE 14-1:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)⁽¹⁾

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.

TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	—	—
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0, HCS	R/W-0	R/W-0	R/W-0	R/W-0
ENFLT)	_	OCFLT0	TRIGMODE	OCM2 ⁽¹⁾	OCM1 ⁽¹⁾	OCM0 ⁽¹⁾
bit 7							bit 0
Legend:				HCS = Hardw	are Clearable/	Settable bit	
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-14	Unimplem	ented: Read as '	0'				
bit 13	-	top Output Comp		ode Control bit			
	1 = Output	Compare x halts Compare x cont	in CPU Idle mo	ode			
bit 12-10		::0>: Output Con	•		noue		
DIL 12-10	111 = Syst	•		elect bits			
	110 = Res e						
	101 = Res e						
	100 = Time 011 = Time						
	010 = Time						
	001 = Time	-					
h :+ 0 0	000 = Time		01				
bit 9-8	-	ented: Read as '					
bit 7		ault 0 Input Enab) input is enabled					
	0 = Fault 0) input is disabled	t				
bit 6-5	-	ented: Read as '					
bit 4		WM Fault Condi					
		Fault condition ha				CM<2:0> = 111)
bit 3		E: Trigger Status					
		TAT (OCxCON2- TAT is only clear		when OCxRS	= OCxTMR or i	n software	
bit 2-0	OCM<2:0>	: Output Compar	e x Mode Selec	t bits ⁽¹⁾			
		enter-aligned PW					
		Ige-aligned PWM					tata
		ouble Compare C ntinuously on alt				, loggie OCX s	late
	100 = Do	ouble Compare S	ingle-Shot mod			le OCx state or	n matches of
		ngle Compare Co		mode: Compa	are events cont	inuously toggle	OCx pin
	010 = Si	ngle Compare Si	ngle-Shot mode	: Initialize OCx	pin high, comp	pare event force	es OCx pin low
		ngle Compare Si utput compare ch			c pin low, compa	are event forces	s OCx pin high
Note 1:		t must also be co			oin. For more in	formation see	Section 10 4
	"Peripheral Pi OCFA pin contr	n Select".	-	-			
2:							

REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—		OC32
bit 15							bit 8

R/W-0	R/W-0 HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

Legend:	HS = Hardware Settable	bit				
R = Reada	ble bit W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value	at POR '1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				
bit 15	FLTMD: Fault Mode Select bit					
		1 = Fault mode is maintained until the Fault source is removed and the corresponding OCFLT0 bit is				
	cleared in software	ault source is removed and a new PWM period starts				
bit 14	FLTOUT: Fault Out bit					
	1 = PWM output is driven high on a Fau	ılt				
	0 = PWM output is driven low on a Faul					
bit 13	FLTTRIEN: Fault Output State Select bit	t				
	1 = Pin is forced to an output on a Fault					
	0 = Pin I/O condition is unaffected by a	Fault				
bit 12	OCINV: OCMP Invert bit					
	1 = OCx output is inverted					
h:+ 11 0	0 = OCx output is not inverted					
bit 11-9 bit 8	Unimplemented: Read as '0'	le hit (20 hit energien)				
DILO	 OC32: Cascade Two OC Modules Enab 1 = Cascade module operation enable 					
	0 = Cascade module operation disable					
bit 7	OCTRIG: OCx Trigger/Sync Select bit					
	1 = Trigger OCx from source designate	ed by the SYNCSELx bits				
	0 = Synchronize OCx with source desi	gnated by the SYNCSELx bits				
bit 6	TRIGSTAT: Timer Trigger Status bit					
	1 = Timer source has been triggered a					
	0 = Timer source has not been triggere					
bit 5	OCTRIS: OCx Output Pin Direction Sele	ect bit				
	1 = OCx pin is tristated	ated to OCy ain				
	0 = Output compare peripheral x connect					
		source, either by selecting this mode or another equivalent				
	SYNCSEL setting.					
2:	2: Use these inputs as trigger sources only and never as sync sources.					

Г

REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits 11111 = This OC module⁽¹⁾

11110 = Input Capture 9⁽²⁾ 11101 = Input Capture 6⁽²⁾ 11100 = CTMU⁽²⁾ 11011 = A/D⁽²⁾ 11010 = Comparator 3⁽²⁾ 11001 = Comparator 2⁽²⁾ 11000 = Comparator 1⁽²⁾ 10111 = Input Capture 4⁽²⁾ 10110 = Input Capture 3⁽²⁾ 10101 = Input Capture 2⁽²⁾ 10100 = Input Capture 1⁽²⁾ 10011 = Input Capture 8⁽²⁾ 10010 = Input Capture 7⁽²⁾ 1000x = reserved 01111 = Timer 5 01110 = Timer 4 01101 = Timer 3 01100 = Timer 2 01011 = Timer 1 01010 = Input Capture 5⁽²⁾ 01001 = Output Compare 9⁽¹⁾ 01000 = Output Compare 8⁽¹⁾ 00111 = Output Compare 7⁽¹⁾ 00110 = Output Compare 6⁽¹⁾ 00101 = Output Compare 5⁽¹⁾ 00100 = Output Compare 4⁽¹⁾ 00011 = Output Compare 3⁽¹⁾ 00010 = Output Compare 2⁽¹⁾ 00001 = Output Compare 1⁽¹⁾ 00000 = Not synchronized to any other module

- **Note 1:** Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
 - **2:** Use these inputs as trigger sources only and never as sync sources.

15.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 23. "Serial Peripheral Interface (SPI)" (DS39699).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with Motorola's SPI and SIOP interfaces. All devices of the PIC24FJ256GB110 family include three SPI modules

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note: Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported. The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, SSx is not used. In the 2-pin mode, both SDOx and SSx are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 15-1 and Figure 15-2.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the 3 SPI modules.


To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)




To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the \overline{SSx} pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



REGISTER	15-1: SPIxS	STAT: SPIx S	FATUS AND	CONTROL R	EGISTER		
R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0
SPIEN ⁽¹⁾	—	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0
bit 15							bit
R-0	R/C-0 HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF
bit 7							bit
Legend:		C = Clearable	bit	HS = Hardwa	re settable bit		
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	SPIEN: SPIx 1 = Enables n	Enable bit ⁽¹⁾ nodule and cor	ifiqures SCKx.	SDOx. SDIx ar	nd <u>SSx</u> as seria	al port pins	
	0 = Disables I		J ,	,			
bit 14	-	ted: Read as 'o					
bit 13		p in Idle Mode					
		ue module oper module operati			emode		
bit 12-11	Unimplemen	ted: Read as '	כ'				
bit 10-8	SPIBEC<2:0>	>: SPIx Buffer E	Element Count	bits (valid in Er	nhanced Buffer	mode)	
	Master mode: Number of SF	<u>:</u> PI transfers pen	ding.				
	<u>Slave mode:</u> Number of SF	PI transfers unr	ead.				
bit 7	SRMPT: Shift	Register (SPIx	(SR) Empty bit	(valid in Enhar	nced Buffer mo	de)	
		ft register is em ft register is not		to send or rece	eive		
bit 6		ceive Overflow					
	data in th	te/word is comp e SPIxBUF reg	ister.	and discarded.	. The user softw	vare has not rea	ad the previou
	0 = No overfl	ow has occurre	ed				
bit 5		ceive FIFO Em		Enhanced Buf	fer mode)		
		FIFO is empty FIFO is not em					
bit 4-2		SPIx Buffer Int		ts (valid in Enh	anced Buffer m	node)	
	110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru	pt when SPIx to pt when last bit pt when the las pt when one da pt when SPIx n pt when SPIx n pt when data is pt when the la /IPT bit set)	is shifted into the bit is shifted of the is shifted in eceive buffer is eceive buffer is available in re	SPIXSR, as a r but of SPIXSR, to the SPIXSR, s full (SPIRBF t s 3/4 or more fu eceive buffer (S	esult, the TX F now the transr as a result, the bit set) Ill RMPT bit is se	nit is complete e TX FIFO has t)	
	SPIEN = 1, the			to available R	Pn pins before	use. See Sect	tion 10.4

REGISTER 15-1 SDIVETATI SDIV STATUS AND CONTROL DEGISTED

REGISTER 15-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.
- **Note 1:** If SPIEN = 1, these functions must be assigned to available RPn pins before use. See **Section 10.4** "**Peripheral Pin Select**" for more information.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽⁴	-	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0
bit 7							bit
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-13	Unimplemen	ted: Read as '	٥'				
bit 12	•		o bit (SPI Master	modes only)(1))		
	1 = Internal S		abled; pin funct				
bit 11		able SDOx pin					
	1 = SDOx pir	•	y module; pin fu	unctions as I/O			
bit 10	-		nunication Sele	ct bit			
			-wide (16 bits)				
	0 = Commun	ication is byte-	wide (8 bits)				
bit 9	SMP: SPIx D	ata Input Sam	ole Phase bit				
		a sampled at e	nd of data outp				
	0 = Input data Slave mode:	a sampled at n	niddle of data o	utput time			
		cleared when	SPIx is used in	Slave mode.			
bit 8	CKE: SPIx C	lock Edge Sele	ect bit ⁽³⁾				
			ges on transitio ges on transitio				
bit 7	SSEN: Slave	Select Enable	(Slave mode) b	oit ⁽⁴⁾			
		used for Slave not used by mo	mode dule; pin contro	olled by port fur	nction		
bit 6	CKP: Clock F	Polarity Select I	oit				
			nigh level; activ ow level; active				
bit 5	MSTEN: Mas	ter Mode Enat	ole bit				
	1 = Master m 0 = Slave mo						
Note 1:	If DISSCK = 0, Select" for more		onfigured to an	available RPn	pin. See Sectio	on 10.4 "Perip	heral Pin
2:	If DISSDO = 0, S Select" for more	DOx must be o	configured to ar	ı available RPn	pin. See Secti	on 10.4 "Perip	oheral Pin
3:	The CKE bit is no SPI modes (FRM	ot used in the F	ramed SPI mod	des. The user s	hould program	this bit to '0' fo	or the Frame
4:	If SSEN = 1, \overline{SSx}	,	jured to an avai	ilable RPn pin.	See Section 10).4 "Periphera	I Pin Select

REGISTER 15-2: SPIxCON1: SPIx CONTROL REGISTER 1

REGISTER 15-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - ... 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- **Note 1:** If DISSCK = 0, SCKx must be configured to an available RPn pin. See **Section 10.4 "Peripheral Pin Select**" for more information.
 - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.
 - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - **4:** If SSEN = 1, SSx must be configured to an available RPn pin. See **Section 10.4** "**Peripheral Pin Select**" for more information.

REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	SPIFPOL	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	_	SPIFE	SPIBEN
bit 7							bit 0

Legend:						
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 15	1 = Fram	Framed SPIx Support bit ed SPIx support enabled ed SPIx support disabled				
bit 14	SPIFSD: Frame Sync Pulse Direction Control on SSx pin bit 1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master)					
bit 13	1 = Fram	: Frame Sync Pulse Polarity e sync pulse is active-high e sync pulse is active-low	bit (Frame mode only)			
bit 12-2	Unimple	mented: Read as '0'				
bit 1	1 = Fram	SPIFE: Frame Sync Pulse Edge Select bit 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock				
bit 0	1 = Enha	Enhanced Buffer Enable bit nced Buffer enabled nced Buffer disabled (Legacy	y mode)			






FIGURE 15-3: SPI MASTER/SLAVE CONNECTION (STANDARD MODE)


FIGURE 15-4: SPI MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES)





















EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler * Secondary Prescaler

Note 1: Based on FCY = Fosc/2, Doze mode and PLL are disabled.

TABLE 15-1: SAMPLE SCK FREQUENCIES^(1,2)

Fcy = 16 MHz	Secondary Prescaler Settings						
	1:1	2:1	4:1	6:1	8:1		
Primary Prescaler Settings	1:1	Invalid	8000	4000	2667	2000	
	4:1	4000	2000	1000	667	500	
	16:1	1000	500	250	167	125	
	64:1	250	125	63	42	31	
Fcy = 5 MHz							
Primary Prescaler Settings	1:1	5000	2500	1250	833	625	
	4:1	1250	625	313	208	156	
	16:1	313	156	78	52	39	
	64:1	78	39	20	13	10	

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: SCKx frequencies shown in kHz.

16.0 INTER-INTEGRATED CIRCUIT (I²C™)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 24. "Inter-Integrated Circuit (I²C™)" (DS39702).

The Inter-Integrated Circuit (l^2C) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.


The I²C module supports these features:


- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address, as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications.
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL
- A block diagram of the module is shown in Figure 16-1.

16.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.






16.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 16-1.

EQUATION 16-1: COMPUTING BAUD RATE RELOAD VALUE^(1,2)



Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-1: I²C[™] CLOCK RATES^(1,2)

16.3 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '0100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 16-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Demained Queters Fact	Fair	I2CxB	RG Value	Actual FSCL	
Required System FscL	Fcy	(Decimal)	(Hexadecimal)	Actual FSCL	
100 kHz	16 MHz	157	9D	100 kHz	
100 kHz	8 MHz	78	4E	100 kHz	
100 kHz	4 MHz	39	27	99 kHz	
400 kHz	16 MHz	37	25	404 kHz	
400 kHz	8 MHz	18	12	404 kHz	
400 kHz	4 MHz	9	9	385 kHz	
400 kHz	2 MHz	4	4	385 kHz	
1 MHz	16 MHz	13	D	1.026 MHz	
1 MHz	8 MHz	6	6	1.026 MHz	
1 MHz	4 MHz	3	3	0.909 MHz	

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-2: I²C[™] RESERVED ADDRESSES⁽¹⁾

Slave Address	R/W Bit	Description
0000 0000	0	General Call Address ⁽²⁾
0000 0000	1	Start Byte
0000 001	x	Cbus Address
0000 010	x	Reserved
0000 011	x	Reserved
0000 1xx	x	HS Mode Master Code
1111 1xx	x	Reserved
1111 0xx	x	10-Bit Slave Upper Byte ⁽³⁾

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.

- 2: Address will be Acknowledged only if GCEN = 1.
- 3: Match on this address can only occur on the upper byte in 10-Bit Addressing mode.

	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15	·						bit 8
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7	Official	AGINET	AGREN	ROEN		ROEN	bit 0
Legend:		HC - Hardwa	are Clearable bi	+			
R = Readable	o hit	W = Writable			nonted hit rea	d oo 'O'	
		'1' = Bit is set		'0' = Bit is cle	nented bit, read		014/2
-n = Value at	PUR	I = BILIS SE		0 = Bit is cle	ared	x = Bit is unkn	own
bit 15	12CEN: 12Cx	Enable bit					
						s serial port pin	S
	0 = Disables	I2Cx module. A	All I ² C pins are	controlled by p	ort functions.		
bit 14	Unimpleme	n ted: Read as '	0'				
bit 13		op in Idle Mode					
		nues module op es module opera			n Idle mode		
bit 12		CLx Release Co			² C Slave)		
		s SCLx clock	·		,		
	0 = Holds SO	CLx clock low (c	lock stretch)				
	If STREN =						
		e., software ma			d write '1' to re	lease clock).	
		ear at beginning ear at end of sla		111551011.			
	If STREN =						
	Bit is R/S (i.e	e., software may			().		
		ear at beginning					
bit 11		elligent Platform	-				
	1 = IPMI Sup 0 = IPMI mo	pport mode is er de disabled	nabled; all addr	esses Acknow	ledged		
bit 10	A10M: 10-Bi	t Slave Address	sing bit				
) is a 10-bit slav) is a 7-bit slave					
bit 9	0 = I2CxADE) is a 10-bit slav) is a 7-bit slave sable Slew Rate	address				
bit 9	0 = I2CxADE DISSLW: Dis) is a 7-bit slave	e address e Control bit				
bit 9	0 = I2CxADE DISSLW: Dis 1 = Slew rate) is a 7-bit slave sable Slew Rate	e address e Control bit ed				
bit 9 bit 8	0 = I2CxADE DISSLW: Dis 1 = Slew rate 0 = Slew rate) is a 7-bit slave sable Slew Rate e control disable	e address e Control bit ed ed				
	0 = I2CxADE DISSLW: Dis 1 = Slew rate 0 = Slew rate SMEN: SMB 1 = Enables	D is a 7-bit slave sable Slew Rate e control disable e control enable	e address e Control bit ed d bit ds compliant w	ith SMBus spe	cification		
	0 = I2CxADE DISSLW: Dis 1 = Slew rate 0 = Slew rate SMEN: SMB 1 = Enables 0 = Disables) is a 7-bit slave sable Slew Rate e control disable control enable sus Input Levels I/O pin threshol	e address e Control bit ed d bit ds compliant w nresholds				
bit 8	0 = I2CxADE DISSLW: Dis 1 = Slew rate 0 = Slew rate SMEN: SMB 1 = Enables 0 = Disables GCEN: Gene) is a 7-bit slave sable Slew Rate e control disable control enable us Input Levels I/O pin threshol SMBus input t	e address e Control bit ed bit ds compliant w nresholds bit (when oper	ating as I ² C sI	ave)	ĸRSR	
bit 8	0 = I2CxADE DISSLW: Dis 1 = Slew rate 0 = Slew rate SMEN: SMB 1 = Enables 0 = Disables GCEN: Gene 1 = Enables (module	D is a 7-bit slave sable Slew Rate e control disable control enable us Input Levels I/O pin threshol SMBus input the eral Call Enable interrupt when is enabled for re	e address e Control bit ed bit ds compliant w nresholds bit (when oper a general call a eception)	ating as I ² C sI	ave)	RSR	
bit 8 bit 7	0 = I2CxADE DISSLW: Dis 1 = Slew rate SMEN: SME 1 = Enables 0 = Disables GCEN: General 1 = Enables (module 0 = General	D is a 7-bit slave sable Slew Rate e control disable control enable us Input Levels I/O pin threshol SMBus input the eral Call Enable interrupt when is enabled for re call address dis	e address e Control bit ed bit ds compliant w nresholds bit (when oper a general call a eception) abled	ating as I ² C sl ddress is rece	ave) ived in the I2C>	RSR	
bit 8	0 = I2CxADE DISSLW: Dis 1 = Slew rate 0 = Slew rate SMEN: SME 1 = Enables 0 = Disables GCEN: General 1 = Enables (module 0 = General STREN: SCI) is a 7-bit slave sable Slew Rate e control disable control enable us Input Levels I/O pin threshol SMBus input the eral Call Enable interrupt when is enabled for re call address dis Lx Clock Stretch	e address e Control bit ed bit ds compliant w presholds bit (when oper a general call a eception) abled n Enable bit (wh	ating as I ² C sl ddress is rece	ave) ived in the I2C>	(RSR	
bit 8 bit 7	0 = I2CxADE DISSLW: Dis 1 = Slew rate 0 = Slew rate SMEN: SME 1 = Enables 0 = Disables GCEN: Gene 1 = Enables (module 0 = General STREN: SCI Used in conj	D is a 7-bit slave sable Slew Rate e control disable control enable us Input Levels I/O pin threshol SMBus input the eral Call Enable interrupt when is enabled for re call address dis	e address e Control bit ed bit ds compliant w presholds bit (when oper a general call a eception) abled n Enable bit (wh LREL bit.	ating as I ² C sl ddress is rece nen operating a	ave) ived in the I2C>	ĸRSR	

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master. Applicable during master receive.) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (When operating as I ² C master. Applicable during master receive.)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	1 = Enables Receive mode for I ² C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receives sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enabled bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN : Start Condition Enabled bit (when operating as I ² C master)
	 1 = Initiates Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC	
ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	
bit 15	11.01/1				DOL	0001/11	bit 8	
							bit o	
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	
IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	
bit 7		bit						
Legend:		C = Clearal	ole bit	HS = Hardwar	e Settable bit	HSC = Hardware S	ettable/Clearable bit	
R = Reada	ble bit	W = Writab	le bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value	at POR	'1' = Bit is s	set	'0' = Bit is clea	ared	x = Bit is unknown		
bit 15 bit 14	1 = NACK w 0 = ACK w Hardware s TRSTAT: T (When ope 1 = Master 0 = Master	was detected as detected set or clear a ransmit Stat rating as I ² (transmit is i transmit is i	last at end of Ackr us bit C master. App n progress (8 not in progres	blicable to mass bits + ACK) ss	ter transmit ope			
		-	-	r transmission.	Hardware clea	ar at end of slave Ac	knowledge.	
bit 13-11 bit 10	-	ented: Rea	a as ^r 0 ^r sion Detect bi	:4				
	1 = A bus o 0 = No coll Hardware s	collision has ision set at detect	been detecte	ed during a ma	ster operation			
bit 9	1 = Genera 0 = Genera	al call addres	ss was receiv ss was not re	ceived	address. Hardv	vare clear at Stop de	etection.	
bit 8	1 = 10-bit a 0 = 10-bit a		matched not matched		bit address. Ha	irdware clear at Stop	o detection.	
bit 7	1 = An atte 0 = No coll	ision	the I2CxTRN			² C module is busy red by software).		
bit 6	12COV: Re 1 = A byte 0 = No ove	ceive Overfl was receive rflow	ow Flag bit d while the I2	CxRCV registe	er is still holding	g the previous byte		
bit 5	 0 = No overflow Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). D/A: Data/Address bit (when operating as I²C slave) 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was device address Hardware clear at device address match. Hardware set by after transmission finishes, or by reception of slave byte. 							

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R/W : Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

REGISTER 16-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

— — — — — AMSK9 A bit 15	Legend:R = Readable bitW = Writable bit		bit	U = Unimplen	nented bit, read	l as '0'		
— — — — — AMSK9 A bit 15	bit 7							bit 0
AMSK9 A	AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
AMSK9 /	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK9								
	bit 15						•	bit 8
	—	—	—	_	—	—	AMSK9	AMSK8
	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0

bit 15-10 Unimplemented: Read as '0'

-n = Value at POR

bit 9-0

AMSK<9:0>: Mask for Address Bit x Select bits

'1' = Bit is set

1 = Enable masking for bit x of incoming message address; bit match not required in this position

'0' = Bit is cleared

x = Bit is unknown

0 = Disable masking for bit x; bit match required in this position

17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	Section 21. "UART" (DS39708).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UXCTS and UXRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART is shown in Figure 17-1. The UART module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver





17.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 17-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 17-1: UART BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate = $\frac{FCY}{16 \cdot (UxBRG + 1)}$ UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note 1: FCY denotes the instruction cycle clock

- frequency (Fosc/2).
 - **2:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

Example 17-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is FCY/(16 * 65536).

Equation 17-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 17-2: UART BAUD RATE WITH BRGH = $1^{(1,2)}$

		Baud Rate = $\frac{FCY}{4 \cdot (UxBRG + 1)}$
		$UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$
Note	1:	Fcy denotes the instruction cycle clock frequency.
	э.	Deced on Fox - Foco/2 Deza made

2: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FcY/4 (for UxBRG = 0) and the minimum baud rate possible is FcY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate = FCY/(16 (UxBRG + 1))Solving for UxBRG value: UxBRG = ((FCY/Desired Baud Rate)/16) - 1UxBRG = ((400000/9600)/16) - 1UxBRG = 2.5 Calculated Baud Rate= 4000000/(16 (25 + 1)) 9615 = Error (Calculated Baud Rate - Desired Baud Rate) = Desired Baud Rate = (9615 - 9600)/9600= 0.16%**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

17.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt two cycles after being set).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

17.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in **Section 17.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

17.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

17.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 17.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

17.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

17.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support external IrDA encoder and decoder device (legacy module support) and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

17.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IRDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

17.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾		USIDL	IREN ⁽²⁾	RTSMD		UEN1	UEN0
bit 15							bit 8
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit (
Legend:		C = Clearable	bit	HC = Hardwa	re Clearable bi	t	
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15		RTx Enable bit					
						ed by UEN<1:0	
	0 = UARIX IS minimal	s disabled; all l	JARTX pins ar	e controlled by	PORT latches	; UARTx power	r consumption
bit 14	-	ted: Read as ')'				
bit 13	-	in Idle Mode bit					
	•	iue module ope		evice enters Idl	e mode		
		module operat					
bit 12	IREN: IrDA® I	Encoder and D	ecoder Enable	bit ⁽²⁾			
		oder and decod					
		oder and decor					
bit 11		le Selection for		t			
		in in Simplex m in in Flow Cont					
bit 10	•	ted: Read as '					
bit 9-8	•	UARTx Enable					
				abled and use	d [.] UxCTS pin c	ontrolled by po	rt latches
	10 = UxTX,	UxRX, UxCTS	and UxRTS pi	ns are enabled	and used		
						ontrolled by po	
	00 = UxTX a latches		are enabled a	nd used; UxCT	S and UxRTS/	BCLKx pins cor	itrolled by por
h:+ 7		e-up on Start Bi	Detect During	, Class Mada F	achla bit		
bit 7		-	-	-		falling edge, bi	it cleared in
		e on following ri			i generateu un	Tailing edge, bi	
	0 = No wake	•	3 - 3				
bit 6	LPBACK: UA	RTx Loopback	Mode Select	oit			
		oopback mode					
	-	k mode is disat					
bit 5		b-Baud Enable					6
		aud rate meas n hardware upo		e next characte	er – requires re	ception of a Sy	nc field (55h);
		e measurement		ompleted			
					e 1.		
		he peripheral in eripheral Pin S			nigured to an a	vailable RPn pi	n. See
		=		e iniornation. node (BRGH -	0)		

REGISTER 17-1: UxMODE: UARTx MODE REGISTER

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 17-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	RXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	1 = High-Speed mode (baud clock generated from FcY/4)0 = Standard mode (baud clock generated from FcY/16)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit

- **Note 1:** If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See **Section 10.4 "Peripheral Pin Select"** for more information.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 17-2: UxSTA: UARTX STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0	_	UTXBRK	UTXEN ⁽²⁾	UTXBF	TRMT
bit 15		•					bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0
Legend:		C = Clearable bit		HC = Hardware Clearable bit			
R = Readabl	e bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15,13		>: Transmissic	on Interrupt Mo	ode Selection bi	ts		
bit 15,13	11 = Reserv	ed; do not use	·			vieter (TOD)	
bit 15,13	11 = Reserv 10 = Interrup	ed; do not use ot when a chara	acter is transfe	erred to the Trai		gister (TSR), a	nd as a result,
bit 15,13	11 = Reserv 10 = Interrup the tran	ed; do not use ot when a chara osmit buffer bec	acter is transfe comes empty		nsmit Shift Reg		
bit 15,13	11 = Reserv 10 = Interrup the tran 01 = Interrup	ed; do not use ot when a chara osmit buffer bec	acter is transfe comes empty st character	erred to the Tra	nsmit Shift Reg		
bit 15,13	11 = Reserv 10 = Interrup the trar 01 = Interrup operation 00 = Interrup	ed; do not use ot when a chara ismit buffer bec ot when the la ons are comple ot when a chara	acter is transfe omes empty st character i ted icter is transfe	erred to the Trai is shifted out o rred to the Tran	nsmit Shift Reg f the Transmit	Shift Registe	er; all transmit
bit 15,13 bit 14	11 = Reserv 10 = Interrup the trar 01 = Interrup operation 00 = Interrup least or	ed; do not use ot when a chara ismit buffer bec ot when the la ons are comple	acter is transfe comes empty st character i ted acter is transfe en in the transfe	erred to the Trai is shifted out o rred to the Tran smit buffer)	nsmit Shift Reg f the Transmit	Shift Registe	er; all transmit

1 = UxTX Idle '0' 0 = UxTX Idle '1' IREN = 1: 1 = UxTX Idle '1' 0 = UxTX Idle '0'bit 12 Unimplemented: Read as '0' bit 11 UTXBRK: Transmit Break bit 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed bit 10 UTXEN: Transmit Enable bit⁽²⁾ 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port. bit 9 UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written bit 8 **TRMT:** Transmit Shift Register Empty bit (read-only) 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer. Receive buffer has one or more characters. Note 1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect. 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	 1 = Receiver is Idle 0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the RSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1	: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).
2	: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin.

See Section 10.4 "Peripheral Pin Select" for more information.

NOTES:

18.0 UNIVERSAL SERIAL BUS WITH ON-THE-GO SUPPORT (USB OTG)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	Section 27. "USB On-The-Go (OTG)".

PIC24FJ256GB110 family devices contain a full-speed and low-speed compatible, On-The-Go (OTG) USB Serial Interface Engine (SIE). The OTG capability allows the device to act either as a USB peripheral device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to dynamically switch from device to host operation using OTG's Host Negotiation Protocol (HNP).

For more details on OTG operation, refer to the "On-The-Go Supplement to the USB 2.0 Specification", published by the USB-IF. For more details on USB operation, refer to the "Universal Serial Bus Specification", v2.0.

The USB OTG module offers these features:

- USB functionality in Device and Host modes, and OTG capabilities for application-controlled mode switching
- Software-selectable module speeds of full speed (12 Mbps) or low speed (1.5 Mbps, available in Host mode only)
- Support for all four USB transfer types: control, interrupt, bulk and isochronous
- 16 bidirectional endpoints for a total of 32 unique endpoints
- DMA interface for data RAM access
- Queues up to sixteen unique endpoint transfers without servicing
- Integrated, on-chip USB transceiver, with support for off-chip transceivers via a digital interface:
- Integrated VBUS generation with on-chip comparators and boost generation, and support of external VBUS comparators and regulators through a digital interface
- Configurations for on-chip bus pull-up and pull-down resistors

A simplified block diagram of the USB OTG module is shown in Figure 18-1.

The USB OTG module can function as a USB peripheral device or as a USB host, and may dynamically switch between Device and Host modes under software control. In either mode, the same data paths and buffer descriptors are used for the transmission and reception of data.

In discussing USB operation, this section will use a controller-centric nomenclature for describing the direction of the data transfer between the microcontroller and the USB. Rx (Receive) will be used to describe transfers that move data from the USB to the microcontroller, and Tx (Transmit) will be used to describe transfers that move data from the microcontroller to the USB. Table 18-1 shows the relationship between data direction in this nomenclature and the USB tokens exchanged.

TABLE 18-1:CONTROLLER-CENTRIC
DATA DIRECTION FOR USB
HOST OR TARGET

USB Mode	Direction			
OSD MODE	Rx	Тх		
Device	OUT or SETUP	IN		
Host	IN	OUT or SETUP		

This chapter presents the most basic operations needed to implement USB OTG functionality in an application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the scope of this data sheet. It is assumed that the user already has a basic understanding of USB architecture and the latest version of the protocol.

Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended that application developers use an appropriate device driver to implement all of the necessary features. Microchip provides a number of application-specific resources, such as USB firmware and driver support. Refer to www.microchip.com for the latest firmware and driver support.




FIGURE 18-1: USB OTG MODULE BLOCK DIAGRAM

18.1 Hardware Configuration


18.1.1 DEVICE MODE

18.1.1.1 D+ Pull-up Resistor

PIC24FJ256GB110 family devices have a built-in 1.5 kΩ resistor on the D+ line that is available when the microcontroller in operating in device mode. This is used to signal an external Host that the device is operating in Full Speed Device mode. It is engaged by setting the DPPULUP bit (U10TGCON<7>).

Alternatively, an external resistor may be used on D+, as shown in Figure 18-2.

FIGURE 18-2: EXTERNAL PULL-UP FOR FULL-SPEED DEVICE MODE



18.1.1.2 Power Modes

Many USB applications will likely have several different sets of power requirements and configuration. The most common power modes encountered are:

- Bus Power Only,
- · Self-Power Only and
- Dual Power with Self-Power Dominance.

Bus Power Only mode (Figure 18-3) is effectively the simplest method. All power for the application is drawn from the USB.

To meet the inrush current requirements of the USB 2.0 Specification, the total effective capacitance appearing across VBUs and ground must be no more than 10 μ F.

In the USB Suspend mode, devices must consume no more than 2.5 mA from the 5V VBUS line of the USB cable. During the USB Suspend mode, the D+ or D-pull-up resistor must remain active, which will consume some of the allowed suspend current.

In Self-Power Only mode (Figure 18-4), the USB application provides its own power, with very little power being pulled from the USB. Note that an attach indication is added to indicate when the USB has been connected and the host is actively powering VBUS.

To meet compliance specifications, the USB module (and the D+ or D- pull-up resistor) should not be enabled until the host actively drives VBUS high. One of the 5.5V tolerant I/O pins may be used for this purpose.

The application should never source any current onto the 5V VBUS pin of the USB cable.

The Dual-power option with Self-Power Dominance (Figure 18-5) allows the application to use internal power primarily, but switch to power from the USB when no internal power is available. Dual-power devices must also meet all of the special requirements for inrush current and Suspend mode current previously described, and must not enable the USB module until VBUS is driven high.






FIGURE 18-4: SELF-POWER ONLY





FIGURE 18-5:

DUAL POWER EXAMPLE



18.1.2 HOST AND OTG MODES

18.1.2.1 D+ and D- Pull-down Resistors

PIC24FJ256GB110 family devices have built-in 15 kΩ pull-down resistor on the D+ and D- lines. These are used in tandem to signal to the bus that the microcontroller is operating in Host mode. They are engaged by setting the DPPULDWN and DMPULDWN bits (U10TGCON<5,4>).

18.1.2.2 Power Configurations

In Host mode, as well as Host mode in On-the-Go operation, the USB 2.0 specification requires that the Host application supply power on VBUS. Since the

FIGURE 18-6: HOST INTERFACE EXAMPLE

microcontroller is running below VBUS and is not able to source sufficient current, a separate power supply must be provided.

When the application is always operating in Host mode, a simple circuit can be used to supply VBUS and regulate current on the bus (Figure 18-6). For OTG operation, it is necessary to be able to turn VBUS on or off as needed, as the microcontroller switches between Device and Host modes. A typical example using an external charge pump is shown in Figure 18-7.





FIGURE 18-7: OTG INTERFACE EXAMPLE



18.1.2.3 VBUS Voltage Generation with External Devices

When operating as a USB host, either as an A-device in an OTG configuration or as an embedded host, VBUS must be supplied to the attached device. PIC24FJ256GB110 family devices have an internal VBUS boost assist to help generate the required 5V VBUS from the available voltages on the board. This is comprised of a simple PWM output to control a Switch mode power supply, and built-in comparators to monitor output voltage and limit current.

To enable voltage generation:

- Verify that the USB module is powered (U1PWRC<0> = 1) and that the VBUS discharge is disabled (U1OTGCON<0> = 0).
- 2. Set the PWM period (U1PWMRRS<7:0>) and duty cycle (U1PWMRRS<15:8>) as required.
- 3. Select the required polarity of the output signal based on the configuration of the external circuit with the PWMPOL bit (U1PWMCON<9>).
- 4. Select the desired target voltage using the VBUSCHG bit (U1OTGCON<1>).
- 5. Enable the PWM counter by setting the CNTEN bit to '1' (U1PWMCON<8>).
- 6. Enable the PWM module by setting the PWMEN bit to '1' (U1PWMCON<15>).
- 7. Enable the VBUS generation circuit (U10TGCON<3> = 1).
 - Note: This section describes the general process for VBUS voltage generation and control. Please refer to the "*PIC24F Family Reference Manual*" for additional examples.

18.1.3 USING AN EXTERNAL INTERFACE

Some applications may require the USB interface to be isolated from the rest of the system. PIC24FJ256GB110 family devices include a complete interface to communicate with and control an external USB transceiver, including the control of data line pull-ups and pull-downs. The VBUS voltage generation control circuit can also be configured for different VBUS generation topologies.

Please refer to the *"PIC24F Family Reference Manual"*, **Section 27. "USB On-The-Go (OTG)**" for information on using the external interface.

18.1.4 CALCULATING TRANSCEIVER POWER REQUIREMENTS

The USB transceiver consumes a variable amount of current depending on the characteristic impedance of the USB cable, the length of the cable, the VUSB supply voltage and the actual data patterns moving across the USB cable. Longer cables have larger capacitances and consume more total energy when switching output states. The total transceiver current consumption will be application-specific. Equation 18-1 can help estimate how much current actually may be required in full-speed applications.

Please refer to the *"PIC24F Family Reference Manual"*, **Section 27. "USB On-The-Go (OTG)"** for a complete discussion on transceiver power consumption.

EQUATION 18-1: ESTIMATING USB TRANSCEIVER CURRENT CONSUMPTION

 $Ixcvr = \frac{(40 \text{ mA} \cdot \text{VUSB} \cdot \text{PZERO} \cdot \text{PIN} \cdot \text{LCABLE})}{(3.3V \cdot 5m)} + IPULLUP$

Legend: VUSB – Voltage applied to the VUSB pin in volts (3.0V to 3.6V).

PZERO - Percentage (in decimal) of the IN traffic bits sent by the $PIC^{\$}$ microcontroller that are a value of '0'.

PIN – Percentage (in decimal) of total bus bandwidth that is used for IN traffic.

LCABLE – Length (in meters) of the USB cable. The USB 2.0 Specification requires that full-speed applications use cables no longer than 5m.

IPULLUP – Current which the nominal, 1.5 k Ω pull-up resistor (when enabled) must supply to the USB cable.

18.2 USB Buffer Descriptors and the BDT

Endpoint buffer control is handled through a structure called the Buffer Descriptor Table (BDT). This provides a flexible method for users to construct and control endpoint buffers of various lengths and configurations.

The BDT can be located in any available, 512-byte aligned block of data RAM. The BDT Pointer (U1BDTP1) contains the upper address byte of the BDT, and sets the location of the BDT in RAM. The user must set this pointer to indicate the table's location.

The BDT is composed of Buffer Descriptors (BDs) which are used to define and control the actual buffers in the USB RAM space. Each BD consists of two, 16-bit "soft" (non-fixed-address) registers, BDnSTAT and BDnADR, where n represents one of the 64 possible BDs (range of 0 to 63). BDnSTAT is the status register for BDn, while BDnADR specifies the starting address for the buffer associated with BDn.

Depending on the endpoint buffering configuration used, there are up to 64 sets of buffer descriptors, for a total of 256 bytes. At a minimum, the BDT must be at least 8 bytes long. This is because the USB specification mandates that every device must have Endpoint 0 with both input and output for initial setup.


Endpoint mapping in the BDT is dependent on three variables:

- Endpoint number (0 to 15)
- Endpoint direction (Rx or Tx)
- Ping-pong settings (U1CNFG1<1:0>)

Figure 18-8 illustrates how these variables are used to map endpoints in the BDT.

In Host mode, only Endpoint 0 buffer descriptors are used. All transfers utilize the Endpoint 0 buffer descriptor and Endpoint Control register (U1EP0). For received packets, the attached device's source endpoint is indicated by the value of ENDPT<3:0> in the USB status register (U1STAT<7:4>). For transmitted packet, the attached device's destination endpoint is indicated by the value written to the Token register (U1TOK).

FIGURE 18-8: BDT MAPPING FOR ENDPOINT BUFFERING MODES



BDs have a fixed relationship to a particular endpoint, depending on the buffering configuration. Table 18-2 provides the mapping of BDs to endpoints. This relationship also means that gaps may occur in the BDT if endpoints are not enabled contiguously. This theoretically means that the BDs for disabled endpoints could be used as buffer space. In practice, users should avoid using such spaces in the BDT unless a method of validating BD addresses is implemented.

18.2.1 BUFFER OWNERSHIP

Because the buffers and their BDs are shared between the CPU and the USB module, a simple semaphore mechanism is used to distinguish which is allowed to update the BD and associated buffers in memory. This is done by using the UOWN bit as a semaphore to distinguish which is allowed to update the BD and associated buffers in memory. UOWN is the only bit that is shared between the two configurations of BDnSTAT.

When UOWN is clear, the BD entry is "owned" by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are "owned" by the USB peripheral. The core should not modify the BD or its corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa.

The buffer descriptors have a different meaning based on the source of the register update. Register 18-1 and Register 18-2 show the differences in BDnSTAT depending on its current "ownership".

When UOWN is set, the user can no longer depend on the values that were written to the BDs. From this point, the USB module updates the BDs as necessary, overwriting the original BD values. The BDnSTAT register is updated by the SIE with the token PID and the transfer count is updated.

18.2.2 DMA INTERFACE

The USB OTG module uses a dedicated DMA to access both the BDT and the endpoint data buffers. Since part of the address space of the DMA is dedicated to the Buffer Descriptors, a portion of the memory connected to the DMA must comprise a contiguous address space properly mapped for the access by the module.

TABLE 18-2 :	ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT
	BUFFERING MODES

				BDs Assigned to Endpoint					
Endpoint	Mode 0 (No Ping-Pong)		Mode 1 (Ping-Pong on EP0 Out)		Mode 2 (Ping-Pong on all EPs)		Mode 3 (Ping-Pong on all other El except EP0)		
	Out	In	Out	In	Out	In	Out	In	
0	0	1	0 (E), 1 (O)	2	0 (E), 1 (O)	2 (E), 3 (O)	0	1	
1	2	3	3	4	4 (E), 5 (O)	6 (E), 7 (O)	2 (E), 3 (O)	4 (E), 5 (O)	
2	4	5	5	6	8 (E), 9 (O)	10 (E), 11 (O)	6 (E), 7 (O)	8 (E), 9 (O)	
3	6	7	7	8	12 (E), 13 (O)	14 (E), 15 (O)	10 (E), 11 (O)	12 (E), 13 (O)	
4	8	9	9	10	16 (E), 17 (O)	18 (E), 19 (O)	14 (E), 15 (O)	16 (E), 17 (O)	
5	10	11	11	12	20 (E), 21 (O)	22 (E), 23 (O)	18 (E), 19 (O)	20 (E), 21 (O)	
6	12	13	13	14	24 (E), 25 (O)	26 (E), 27 (O)	22 (E), 23 (O)	24 (E), 25 (O)	
7	14	15	15	16	28 (E), 29 (O)	30 (E), 31 (O)	26 (E), 27 (O)	28 (E), 29 (O)	
8	16	17	17	18	32 (E), 33 (O)	34 (E), 35 (O)	30 (E), 31 (O)	32 (E), 33 (O)	
9	18	19	19	20	36 (E), 37 (O)	38 (E), 39 (O)	34 (E), 35 (O)	36 (E), 37 (O)	
10	20	21	21	22	40 (E), 41 (O)	42 (E), 43 (O)	38 (E), 39 (O)	40 (E), 41 (O)	
11	22	23	23	24	44 (E), 45 (O)	46 (E), 47 (O)	42 (E), 43 (O)	44 (E), 45 (O)	
12	24	25	25	26	48 (E), 49 (O)	50 (E), 51 (O)	46 (E), 47 (O)	48 (E), 49 (O)	
13	26	27	27	28	52 (E), 53 (O)	54 (E), 55 (O)	50 (E), 51 (O)	52 (E), 53 (O)	
14	28	29	29	30	56 (E), 57 (O)	58 (E), 59 (O)	54 (E), 55 (O)	56 (E), 57 (O)	
15	30	31	31	32	60 (E), 61 (O)	62 (E), 63 (O)	58 (E), 59 (O)	60 (E), 61 (O)	

Legend: (E) = Even transaction buffer, (O) = Odd transaction buffer

REGISTER 18-1: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, USB MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
UOWN	DTS	PID3	PID2	PID1	PID0	BC9	BC8
bit 15		•		•	•		bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0
bit 7				1			bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 14	 1 = The USB module owns the BD and its corresponding buffer; the CPU must not modify the BD the buffer DTS: Data Toggle Packet bit 1 = Data 1 packet 						
bit 13-10	<u>In Device mo</u> Represents tl <u>In Host mode</u>	acket Identifier <u>de:</u> ne PID of the re <u>:</u>	eceived token o	the USB modu during the last tr nsfer status ind	ransfer.		
bit 9-0	BC<9:0>: By This represer during a tran	te Count its the number	of bytes to be t npletion, the b	transmitted or the optic count is up	ne maximum n		

REGISTER 18-2: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, CPU MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
UOWN	DTS ⁽¹⁾	0	0	DTSEN	BSTALL	BC9	BC8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	UOWN: USB Own bit
	0 = The microcontroller core owns the BD and its corresponding buffer. The USB module ignores all other fields in the BD.
bit 14	DTS: Data Toggle Packet bit ⁽¹⁾
	1 = Data 1 packet
	0 = Data 0 packet
bit 13-12	Reserved Function: Maintain as '0'
bit 11	DTSEN: Data Toggle Synchronization Enable bit
	 1 = Data toggle synchronization is enabled; data packets with incorrect sync value will be ignored 0 = No data toggle synchronization is performed
bit 10	BSTALL: Buffer Stall Enable bit
	 1 = Buffer STALL enabled; STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged); corresponding EPSTALL bit will get set on any STALL handshake 0 = Buffer STALL disabled
bit 9-0	BC<9:0>: Byte Count bits
	This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.
Note 1: ⊺	his bit is ignored unless DTSEN = 1.


18.3 USB Interrupts

The USB OTG module has many conditions that can be configured to cause an interrupt. All interrupt sources use the same interrupt vector.

Figure 18-9 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the U1IE and U1IR registers, respectively. The second

level consists of USB error conditions, which are enabled and flagged in the U1EIR and U1EIE registers. An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level.

Interrupts may be used to trap routine events in a USB transaction. Figure 18-10 provides some common events within a USB frame and their corresponding interrupts.




18.3.1 CLEARING USB OTG INTERRUPTS

Unlike device level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware set only bits. Additionally, these bits can only be cleared in

software by writing a '1' to their locations (i.e., performing a MOV type instruction). Writing a '0' to a flag bit (i.e., a BCLR instruction) has no effect.

Note: Throughout this data sheet, a bit that can only be cleared by writing a '1' to its location is referred to as "Write '1' to clear". In register descriptions, this function is indicated by the descriptor "K".





18.4 Device Mode Operation

The following section describes how to perform a common Device mode task. In Device mode, USB transfers are performed at the transfer level. The USB module automatically performs the status phase of the transfer.

18.4.1 ENABLING DEVICE MODE

- Reset the Ping-Pong Buffer Pointers by setting, then clearing, the Ping-Pong Buffer Reset bit PPBRST (U1CON<1>).
- 2. Disable all interrupts (U1IE and U1EIE = 00h).
- 3. Clear any existing interrupt flags by writing FFh to U1IR and U1EIR.
- 4. Verify that VBUS is present (non OTG devices only).

- 5. Enable the USB module by setting the USBEN bit (U1CON<0>).
- 6. Set the OTGEN bit (U1OTGCON<2>) to enable OTG operation.
- Enable the endpoint zero buffer to receive the first setup packet by setting the EPRXEN and EPHSHK bits for Endpoint 0 (U1EP0<3,0> = 1).
- 8. Power up the USB module by setting the USBPWR bit (U1PWRC<0>).
- 9. Enable the D+ pull-up resistor to signal an attach by setting DPPULUP (U10TGCON<7>).

18.4.2 RECEIVING AN IN TOKEN IN DEVICE MODE

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Create a data buffer, and populate it with the data to send to the host.
- 3. In the appropriate (EVEN or ODD) Tx BD for the desired endpoint:
 - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address register (BDnADR) with the starting address of the data buffer.
 - c) Set the UOWN bit of the status register to '1'.
- When the USB module receives an IN token, it automatically transmits the data in the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Transfer Complete Interrupt Flag, TRNIF (U1IR<3>).

18.4.3 RECEIVING AN OUT TOKEN IN DEVICE MODE

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Create a data buffer with the amount of data you are expecting from the host.
- 3. In the appropriate (EVEN or ODD) Tx BD for the desired endpoint:
 - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address register (BDnADR) with the starting address of the data buffer.
 - c) Set the UOWN bit of the status register to '1'.
- 4. When the USB module receives an OUT token, it automatically receives the data sent by the host to the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Transfer Complete Interrupt Flag, TRNIF (U1IR<3>).

18.5 Host Mode Operation

The following sections describe how to perform common Host mode tasks. In Host mode, USB transfers are invoked explicitly by the host software. The host software is responsible for the Acknowledge portion of the transfer. Also, all transfers are performed using the Endpoint 0 control register (U1EP0) and buffer descriptors.

18.5.1 ENABLE HOST MODE AND DISCOVER A CONNECTED DEVICE

- Enable Host mode by setting U1CON<3> (HOSTEN). This causes the Host mode control bits in other USB OTG registers to become available.
- Enable the D+ and D- pull-down resistors by setting DPPULDWN and DMPULDWN (U10TGCON<5:4>). Disable the D+ and Dpull-up resistors by clearing DPPULUP and DMPULUP (U10TGCON<7:6>).
- At this point, SOF generation begins with the SOF counter loaded with 12,000. Eliminate noise on the USB by clearing the SOFEN bit (U1CON<0>) to disable Start-Of-Frame packet generation.
- 4. Enable the device attached interrupt by setting ATTACHIE (U1IE<6>).
- Wait for the device attached interrupt (U1IR<6> = 1). This is signaled by the USB device changing the state of D+ or D- from '0' to '1' (SE0 to J state). After it occurs, wait 100 ms for the device power to stabilize.
- Check the state of the JSTATE and SE0 bits in U1CON. If the JSTATE bit (U1CON<7>) is '0', the connecting device is low speed. If the connecting device is low speed, set the low LSPDEN and LSPD bits (U1ADDR<7> and U1EP0<7>) to enable low-speed operation.
- Reset the USB device by setting the USBRST bit (U1CON<4>) for at least 50 ms, sending Reset signaling on the bus. After 50 ms, terminate the Reset by clearing USBRST.
- 8. To keep the connected device from going into suspend, enable SOF packet generation to keep by setting the SOFEN bit.
- 9. Wait 10 ms for the device to recover from Reset.
- 10. Perform enumeration as described by Chapter 9 of the USB 2.0 specification.

18.5.2 COMPLETE A CONTROL TRANSACTION TO A CONNECTED DEVICE

- 1. Follow the procedure described in Section 18.5.1 "Enable Host Mode and Discover a Connected Device" to discover a device.
- Set up the Endpoint Control register for bidirectional control transfers by writing 0Dh to U1EP0 (this sets the EPCONDIS, EPTXEN, and EPHSHK bits).
- 3. Place a copy of the device framework setup command in a memory buffer. See Chapter 9 of the USB 2.0 specification for information on the device framework command set.
- Initialize the buffer descriptor (BD) for the current (EVEN or ODD) Tx EP0, to transfer the eight bytes of command data for a device framework command (i.e., a GET DEVICE DESCRIPTOR):
 - a) Set the BD data buffer address (BD0ADR) to the starting address of the 8-byte memory buffer containing the command.
 - b) Write 8008h to BD0STAT (this sets the UOWN bit, and sets a byte count of 8).
- 5. Set the USB device address of the target device in the address register (U1ADDR<6:0>). After a USB bus Reset, the device USB address will be zero. After enumeration, it will be set to another value between 1 and 127.
- 6. Write D0h to U1TOK; this is a SETUP token to Endpoint 0, the target device's default control pipe. This initiates a SETUP token on the bus, followed by a data packet. The device handshake is returned in the PID field of BD0STAT after the packets are complete. When the USB module updates BD0STAT, a transfer done interrupt is asserted (the TRNIF flag is set). This completes the setup phase of the setup transaction as referenced in chapter 9 of the USB specification.
- 7. To initiate the data phase of the setup transaction (i.e., get the data for the GET DEVICE descriptor command), set up a buffer in memory to store the received data.

- Initialize the current (EVEN or ODD) Rx or Tx (Rx for IN, Tx for OUT) EP0 BD to transfer the data.
 - a) Write C040h to BD0STAT. This sets the UOWN, configures Data Toggle (DTS) to DATA1, and sets the byte count to the length of the data buffer (64 or 40h, in this case).
 - b) Set BD0ADR to the starting address of the data buffer.
- 9. Write the token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 90h to U1TOK for an IN token for a GET DEVICE DESCRIPTOR command). This initiates an IN token on the bus followed by a data packet from the device to the host. When the data packet completes, the BD0STAT is written and a transfer done interrupt is asserted (the TRNIF flag is set). For control transfers with a single packet data phase, this completes the data phase of the setup transaction as referenced in chapter 9 of the USB specification. If more data needs to be transferred, return to step 8.
- 10. To initiate the status phase of the setup transaction, set up a buffer in memory to receive or send the zero length status phase data packet.
- 11. Initialize the current (even or odd) Tx EP0 BD to transfer the status data.:
 - a) Set the BDT buffer address field to the start address of the data buffer
 - b) Write 8000h to BD0STAT (set UOWN bit, configure DTS to DATA0, and set byte count to 0).
- 12. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 01h to U1TOK for an OUT token for a GET DEVICE DESCRIPTOR command). This initiates an OUT token on the bus followed by a zero length data packet from the host to the device. When the data packet completes, the BD is updated with the handshake from the device, and a transfer done interrupt is asserted (the TRNIF flag is set). This completes the status phase of the setup transaction as described in Chapter 9 of the USB specification.

Note: Only one control transaction can be performed per frame.

18.5.3 SEND A FULL-SPEED BULK DATA TRANSFER TO A TARGET DEVICE

- Follow the procedure described in Section 18.5.1 "Enable Host Mode and Discover a Connected Device" and Section 18.5.2 "Complete a Control Transaction to a Connected Device" to discover and configure a device.
- To enable transmit and receive transfers with handshaking enabled, write 1Dh to U1EP0. If the target device is a low-speed device, also set the LSPD bit (U1EP0<7>). If you want the hardware to automatically retry indefinitely if the target device asserts a NAK on the transfer, clear the Retry Disable bit, RETRYDIS (U1EP0<6>).
- 3. Set up the BD for the current (EVEN or ODD) Tx EP0 to transfer up to 64 bytes.
- 4. Set the USB device address of the target device in the address register (U1ADDR<6:0>).
- 5. Write an OUT token to the desired endpoint to U1TOK. This triggers the module's transmit state machines to begin transmitting the token and the data.
- 6. Wait for the Transfer Done Interrupt Flag, TRNIF. This indicates that the BD has been released back to the microprocessor, and the transfer has completed. If the retry disable bit is set, the handshake (ACK, NAK, STALL or ERROR (0Fh)) is returned in the BD PID field. If a STALL interrupt occurs, the pending packet must be dequeued and the error condition in the target device cleared. If a detach interrupt occurs (SE0 for more than 2.5 µs), then the target has detached (U1IR<0> is set).
- 7. Once the transfer done interrupt occurs (TRNIF is set), the BD can be examined and the next data packet queued by returning to step 2.
- **Note:** USB speed, transceiver and pull-ups should only be configured during the module setup phase. It is not recommended to change these settings while the module is enabled.

18.6 OTG Operation

18.6.1 SESSION REQUEST PROTOCOL (SRP)

An OTG A-device may decide to power down the VBUS supply when it is not using the USB link through the Session Request Protocol (SRP). Software may do this by clearing VBUSON (U10TGCON<3>). When the VBUS supply is powered down, the A-device is said to have ended a USB session.

An OTG A-device or Embedded Host may repower the VBUS supply at any time (initiate a new session). An OTG B-device may also request that the OTG A-device repower the VBUS supply (initiate a new session). This is accomplished via Session Request Protocol (SRP).

Prior to requesting a new session, the B-device must first check that the previous session has definitely ended. To do this, the B-device must check for two conditions:

1. VBUS supply is below the Session Valid voltage and

2. Both D+ and D- have been low for at least 2 ms.

The B-device will be notified of condition 1 by the SESENDIF (U1OTGIR<2>) interrupt. Software will have to manually check for condition 2.

Note:	When the A-device powers down the VBUS supply, the B-device must disconnect its				
	pull-up resistor from power. If the device is				
	self-powered, it can do this by clearing				
	DPPULUP (U1OTGCON<7>) and				
	DMPULUP (U1OTGCON<6>).				

The B-device may aid in achieving condition 1 by discharging the VBUS supply through a resistor. Software may do this by setting VBUSDIS (U1OTGCON<0>).

After these initial conditions are met, the B-device may begin requesting the new session. The B-device begins by pulsing the D+ data line. Software should do this by setting DPPULUP (U10TGCON<7>). The data line should be held high for 5 to 10 ms.

The B-device then proceeds by pulsing the VBUS supply. Software should do this by setting PUVBUS (U1CNFG2<4>). When an A-device detects SRP signaling (either via the ATTACHIF (U1IR<6>) interrupt or via the SESVDIF (U1OTGIR<3>) interrupt), the A-device must restore the VBUS supply by either setting VBUSON (U1OTGCON<3>), or by setting the I/O port controlling the external power source.

The B-device should not monitor the state of the VBUS supply while performing VBUS supply pulsing. When the B-device does detect that the VBUS supply has been restored (via the SESVDIF (U1OTGIR<3>) interrupt), the B-device must re-connect to the USB link by pulling up D+ or D- (via the DPPULUP or DMPULUP).

The A-device must complete the SRP by driving USB Reset signaling.

18.6.2 HOST NEGOTIATION PROTOCOL (HNP)

In USB OTG applications, a Dual Role Device (DRD) is a device that is capable of being either a host or a peripheral. Any OTG DRD must support Host Negotiation Protocol (HNP).

HNP allows an OTG B-device to temporarily become the USB host. The A-device must first enable the B-device to follow HNP. Refer to the "On-The-Go Supplement to the USB 2.0 Specification" for more information regarding HNP. HNP may only be initiated at full speed.

After being enabled for HNP by the A-device, the B-device requests being the host any time that the USB link is in Suspend state, by simply indicating a disconnect. This can be done in software by clearing DPPULUP and DMPULUP. When the A-device detects the disconnect condition (via the URSTIF (U1IR<0>) interrupt), the A-device may allow the B-device to take over as Host. The A-device does this by signaling connect as a full-speed function. Software may accomplish this by setting DPPULUP.

If the A-device responds instead with resume signaling, the A-device remains as host. When the B-device detects the connect condition (via ATTACHIF (U1IR<6>), the B-device becomes host. The B-device drives Reset signaling prior to using the bus.

When the B-device has finished in its role as Host, it stops all bus activity and turns on its D+ pull-up resistor by setting DPPULUP. When the A-device detects a suspend condition (Idle for 3 ms), the A-device turns off its D+ pull-up. The A-device may also power-down VBUS supply to end the session. When the A-device detects the connect condition (via ATTACHIF), the A-device resumes host operation, and drives Reset signaling.

18.7 USB OTG Module Registers

There are a total of 37 memory mapped registers associated with the USB OTG module. They can be divided into four general categories:

- USB OTG Module Control (12)
- USB Interrupt (7)
- USB Endpoint Management (16)
- USB VBUS Power Control (2)

This total does not include the (up to) 128 BD registers in the BDT. Their prototypes, described in Register 18-1 and Register 18-2, are shown separately in **Section 18.2 "USB Buffer Descriptors and the BDT"**.

With the exception U1PWMCON and U1PWMRRS, all USB OTG registers are implemented in the Least Significant Byte of the register. Bits in the upper byte are unimplemented, and have no function. Note that some registers are instantiated only in Host mode, while other registers have different bit instantiations and functions in Device and Host modes.

Registers described in the following sections are those that have bits with specific control and configuration features. The following registers are used for data or address values only:

- U1BDTP1: Specifies the 256-word page in data RAM used for the BDT; 8-bit value with bit 0 fixed as '0' for boundary alignment
- U1FRML and U1FRMH: Contains the 11-bit byte counter for the current data frame
- U1PWMRRS: Contains the 8-bit value for PWM duty cycle (bits<15:8>) and PWM period (bits<7:0>) for the VBUS boost assist PWM module.

18.7.1 USB OTG MODULE CONTROL REGISTERS

REGISTER 18-3: U1OTGSTAT: USB OTG STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit
R-0, HSC	U-0	R-0, HSC	U-0	R-0, HSC	R-0, HSC	U-0	R-0, HSC
ID	—	LSTATE	_	SESVD	SESEND	_	VBUSVD
bit 7							bit
Legend:				U = Unimplem	ented bit, read	l as '0'	
R = Readab	ole bit	W = Writable b	pit	HSC = Hardw	are Settable/C	learable bit	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 7 bit 6 bit 5	0 = A type A Unimplement LSTATE: Line 1 = The USB	 ID: ID Pin State Indicator bit 1 = No plug is attached, or a type B cable has been plugged into the USB receptacle 0 = A type A plug has been plugged into the USB receptacle Unimplemented: Read as '0' LSTATE: Line State Stable Indicator bit 1 = The USB line state (as defined by SE0 and JSTATE) has been stable for the previous 1 ms 					
bit 4		line state has N ted: Read as '0		ole for the previ	ous 1 ms		
bit 3	SESVD: Sess 1 = The VBUS B-device	sion Valid Indica S voltage is abo	tor bit ve VA_SESS_V			ΓG Specificati	on) on the A o
		s voltage is belo	W VA_SESS_VI	_D on the A or E			
bit 2	SESEND: B-S 1 = The VBU: B-device	S voltage is beic Session End Inc S voltage is be	licator bit low VB_SESS_	_END (as define	ed in the USE	3 OTG Specif	ïcation) on th
	SESEND: B-S 1 = The VBU B-device 0 = The VBUS	Session End Inc s voltage is be	licator bit low VB_SESS_ ve VB_SESS_E	_END (as define	ed in the USE	3 OTG Specif	ïcation) on th
bit 2 bit 1 bit 0	SESEND: B-S 1 = The VBU: B-device 0 = The VBUS Unimplemen	Session End Inc s voltage is be s voltage is abo	licator bit low VB_sess_ ve VB_sess_e	_END (as define	ed in the USE	3 OTG Specif	ïcation) on th

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—		—		—	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DPPULUP	DMPULUP	DPPULDWN ⁽¹⁾	DMPULDWN ⁽¹⁾	VBUSON ⁽¹⁾	OTGEN ⁽¹⁾	VBUSCHG ⁽¹⁾	VBUSDIS ⁽¹⁾
bit 7							bit (
Legend:							
R = Readabl	le hit	W = Writable bit		U = Unimpler	nented hit re	ad as 'O'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown
				0 Dicio die			
bit 15-8	Unimpleme	nted: Read as '0'					
bit 7	-	D+ Pull-Up Enabl					
		line pull-up resist					
		line pull-up resist					
bit 6		D- Pull-Up Enable					
		line pull-up resist line pull-up resist					
bit 5		l: D+ Pull-Down E					
		line pull-down re					
		line pull-down re					
bit 4		I: D- Pull-Down E					
		line pull-down res					
bit 3		line pull-down res BUS Power-on bit					
DIL J	1 = VBUS lin						
		e not powered					
bit 2	OTGEN: OT	G Features Enab	le bit ⁽¹⁾				
		G enabled; all D-					
		G disabled; D+/D N and USBEN bit			ontrolled in ha	ardware by the s	settings of the
bit 1		VBUS Charge Sel					
		e set to charge to					
		e set to charge to					
bit 0	VBUSDIS: V	виs Discharge E	nable bit ⁽¹⁾				
	1 = VBUS lin	e discharged thro					
		e not discharged					

Note 1: These bits are only used in Host mode; do not use in Device mode.

REGISTER 18-5: U1PWRC: USB POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0, HS	U-0	U-0	R/W-0	U-0	U-0	R/W-0, HC	R/W-0
UACTPND	—	—	USLPGRD	—	—	USUSPND	USBPWR
bit 7 bit 0							

Legend:	HS = Hardware Settable bit	HC = Hardware Clearable b	it
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	UACTPND: USB Activity Pending bit
	 1 = Module should not be suspended at the moment (requires USLPGRD bit to be set) 0 = Module may be suspended or powered down
bit 6-5	Unimplemented: Read as '0'
bit 4	USLPGRD: Sleep/Suspend Guard bit
	 1 = Indicate to the USB module that it is about to be suspended or powered down 0 = No suspend
bit 3-2	Unimplemented: Read as '0'
bit 1	USUSPND: USB Suspend Mode Enable bit 1 = USB OTG module is in Suspend mode; USB clock is gated and the transceiver is placed in a
	low-power state 0 = Normal USB OTG operation
bit 0	USBPWR: USB Operation Enable bit
	1 = USB OTG module is enabled 0 = USB OTG module is disabled ⁽¹⁾

Note 1: Do not clear this bit unless the HOSTEN, USBEN and OTGEN bits (U1CON<3,0> and U1OTGCON<2>) are all cleared.

REGISTER	18-6: U1ST	AT: USB STA	TUS REGIS	TER			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—		—		—	_	—
bit 15							bit 8
R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	U-0	U-0
ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI ⁽¹⁾	—	
bit 7							bit 0
Legend:		U = Unimplen	nented bit, read	d as '0'			
R = Readabl	e bit	W = Writable bit		HSC = Hardware Settable/Clearable bit			
-n = Value at	POR	'1' = Bit is set	' = Bit is set		ared	x = Bit is unknown	
bit 15-8	Unimplemen	ted: Read as '	o'				
bit 7-4		oint 15	•	at Activity bits ad by the last U	SB transfer).		
	0001 = Endpoint 1 0000 = Endpoint 0						
bit 3	1 = The last	Direction Indic transaction was transaction was	s a transmit tra	. ,			

- bit 2 **PPBI:** Ping-Pong BD Pointer Indicator bit⁽¹⁾
 - 1 = The last transaction was to the ODD BD bank
 - 0 = The last transaction was to the EVEN BD bank
- bit 1-0 Unimplemented: Read as '0'
- Note 1: This bit is only valid for endpoints with available EVEN and ODD BD registers.

REGISTER 18-7:	U1CON: USB CONTROL REGISTER (DEVICE MODE)	
-----------------------	---	--

					,		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15		•					bit 8
U-0	R-x, HSC	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SE0	PKTDIS	—	HOSTEN	RESUME	PPBRST	USBEN
bit 7		•					bit 0

Legend:	U = Unimplemented bit, read as '0'			
R = Readable bit	W = Writable bit	HSC = Hardware Settable/C	Clearable bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-7	Unimplemented: Read as '0'
bit 6	SE0: Live Single-Ended Zero Flag bit
	 1 = Single-ended zero active on the USB bus 0 = No single-ended zero detected
bit 5	PKTDIS: Packet Transfer Disable bit
	 1 = SIE token and packet processing disabled; automatically set when a SETUP token is received 0 = SIE token and packet processing enabled
bit 4	Unimplemented: Read as '0'
bit 3	HOSTEN: Host Mode Enable bit
	 1 = USB host capability enabled; pull-downs on D+ and D- are activated in hardware 0 = USB host capability disabled
bit 2	RESUME: Resume Signaling Enable bit
	1 = Resume signaling activated0 = Resume signaling disabled
bit 1	PPBRST: Ping-Pong Buffers Reset bit
	 Reset all Ping-Pong Buffer Pointers to the EVEN BD banks Ping-Pong Buffer Pointers not reset
bit 0	USBEN: USB Module Enable bit
	 1 = USB module and supporting circuitry enabled (device attached); D+ pull-up is activated in hardware 0 = USB module and supporting circuitry disabled (device detached)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—				
bit 15							bit			
R-x, HSC	R-x, HSC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
JSTATE	SE0	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN			
bit 7	3EU	TURBUST	USDRST	HUSTEN	RESUME	FFDROI	bit			
Legend:		U = Unimplem	ented bit, read	1 as '0'						
R = Readab	le bit	W = Writable t	bit	HSC = Hardw	are Settable/C	learable bit				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15-8	-	ited: Read as '0								
bit 7		e Differential Re		•			D			
	1 = J state (0 0 = No J stat	differential '0' in te detected	low speed, dif	terential '1' in fi	ull speed) dete	cted on the US	В			
oit 6	SE0: Live Single-Ended Zero Flag bit									
		1 = Single-ended zero active on the USB bus								
	•	0 = No single-ended zero detected								
bit 5		TOKBUSY: Token Busy Status bit 1 = Token being executed by the USB module in On-The-Go state								
				dule in On-The-	Go state					
bit 4	 0 = No token being executed USBRST: Module Reset bit 									
	1 = USB Reset has been generated; for software Reset, application must set this bit for 50 ms, the									
	clear it									
		set terminated								
bit 3	HOSTEN: Host Mode Enable bit									
	 1 = USB host capability enabled; pull-downs on D+ and D- are activated in hardware 0 = USB host capability disabled 									
bit 2		RESUME: Resume Signaling Enable bit								
		1 = Resume signaling activated; software must set bit for 10 ms and then clear to enable remote wake-u								
	0 = Resume signaling disabled									
bit 1		ig-Pong Buffers								
		Il Ping-Pong But ng Buffer Pointe		the EVEN BD	banks					
bit 0										
bit 0	SOFEN: Star	t-Of-Frame Ena Frame token se	ble bit	millisecond						

REGISTER 18-9: U1ADDR: USB ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LSPDEN ⁽¹⁾	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0

bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	LSPDEN: Low-Speed Enable Indicator bit ⁽¹⁾
	1 = USB module operates at low speed
	0 = USB module operates at full speed

bit 7

bit 6-0 ADDR<6:0>: USB Device Address bits

Note 1: Host mode only. In Device mode, this bit is unimplemented and read as '0'.

REGISTER 18-10: U1TOK: USB TOKEN REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PID3 | PID2 | PID1 | PID0 | EP3 | EP2 | EP1 | EP0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **PID<3:0>:** Token Type Identifier bits 1101 = SETUP (TX) token type transaction⁽¹⁾ 1001 = IN (RX) token type transaction⁽¹⁾ 0001 = OUT (TX) token type transaction⁽¹⁾
- bit 3-0 **EP<3:0>:** Token Command Endpoint Address bits This value must specify a valid endpoint on the attached device.

Note 1: All other combinations are reserved and are not to be used.

REGISTER 18-11: U1SOF: USB OTG START-OF-TOKEN THRESHOLD REGISTER (HOST MODE ONLY)

bit 15							bit 8
—		_		—	—	_	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

				R/W-0	R/W-0	R/W-0	R/W-0
CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0

CNT<7:0>: Start-Of-Frame Size bits;

Value represents 10 + (packet size of n bytes). For example:

0100 1010 = 64-byte packet

0010 1010 = **32-byte packet**

0001 0010 = 8-byte packet

REGISTER 18-12: U1CNFG1: USB CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15				•			bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	$\mu_{0} = \mu_{0} = \mu_{0}$						

	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	UTEYE	UOEMON ⁽¹⁾	_	USBSIDL	—	_	PPB1	PPB0
ł	oit 7							bit 0

Logond									
Legend:									
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'					
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown						
bit 15-8	Unimple	mented: Read as '0'							
bit 7	UTEYE:	USB Eye Pattern Test Enabl	e bit						
	•	pattern test enabled							
		pattern test disabled							
bit 6		1: USB OE Monitor Enable t							
		1 = \overline{OE} signal active; it indicates intervals during which the D+/D- lines are driving							
	0 = OE s	signal inactive							
bit 5	Unimple	mented: Read as '0'							
bit 4	USBSIDI	.: USB OTG Stop in Idle Mo	de bit						
		ontinue module operation whether the second s							
	0 = Cont	inue module operation in Idl	e mode						
bit 3-2	Unimple	mented: Read as '0'							
bit 1-0	PPB<1:0	>: Ping-Pong Buffers Config	uration bit						
	11 = EVE	N/ODD ping-pong buffers e	nabled for Endpoints 1 to 15						
		EN/ODD ping-pong buffers e	•						
		N/ODD ping-pong buffer en							
	00 = EVE	EN/ODD ping-pong buffers d	isabled						

Note 1: This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
<u> </u>			_			—		
oit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	PUVBUS	EXTI2CEN	UVBUSDIS ⁽¹⁾	UVCMPDIS ⁽¹⁾	UTRDIS ⁽¹⁾	
pit 7							bit (
egend:								
.egenu: R = Readab	le hit	W = Writable	bit	U = Unimplem	nented bit, read	las '0'		
n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own	
oit 15-5	Unimplemen	ted: Read as '	0'					
oit 4	PUVBUS: VB	sus Pull-up Ena	ble bit					
		n VBUS pin ena						
	•	n VBUS pin dis						
oit 3				odule Control E	Enable bit			
			trolled via I ² C ir troller via dedic					
oit 2		()		Builder Disable	bit(1)			
		•	0	ed; digital outpu		ce enabled		
		boost regulator						
oit 1	UVCMPDIS:	On-Chip VBUS	Comparator Di	sable bit ⁽¹⁾				
	1 = On-chip charge VBUS comparator disabled; digital input status interface enabled							
		•	omparator activ					
oit O			/er Disable bit ⁽¹					
	$1 = On_{chin}$	transcoivor dis	abled; digital tra	anecaivar intarf	aca anahlad			

REGISTER 18-13: U1CNFG2: USB CONFIGURATION REGISTER 2

Note 1: Never change these bits while the USBPWR bit is set (U1PWRC<0> = 1).

18.7.2 USB INTERRUPT REGISTERS

REGISTER 18-14: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15			•		•		bit 8
bit 15							

R/K-0, HS	U-0	R/K-0, HS					
IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF
bit 7							bit 0

Legend:	U = Unimplemented bit, rea	U = Unimplemented bit, read as '0'					
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-8	Unimplemented: Read as '0'
bit 7	IDIF: ID State Change Indicator bit
	1 = Change in ID state detected
	0 = No ID state change
bit 6	T1MSECIF: 1 Millisecond Timer bit
	1 = The 1 millisecond timer has expired
	0 = The 1 millisecond timer has not expired
bit 5	LSTATEIF: Line State Stable Indicator bit
	1 = USB line state (as defined by the SE0 and JSTATE bits) has been stable for 1 ms, but different from last time
	0 = USB line state has not been stable for 1 ms
bit 4	ACTVIF: Bus Activity Indicator bit
	1 = Activity on the D+/D- lines or VBUS detected
	0 = No activity on the D+/D- lines or VBUS detected
bit 3	SESVDIF: Session Valid Change Indicator bit
	1 = VBUS has crossed VA_SESS_END (as defined in the USB OTG Specification) ⁽¹⁾
	0 = VBUS has not crossed VA_SESS_END
bit 2	SESENDIF: B-Device VBUS Change Indicator bit
	 1 = VBUS change on B-device detected; VBUS has crossed VB_SESS_END (as defined in the USB OTG Specification)⁽¹⁾
	0 = VBUS has not crossed VA_SESS_END
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVDIF A-Device VBUS Change Indicator bit
	1 = VBUS change on A-device detected; VBUS has crossed VA_VBUS_VLD (as defined in the USB OTG Specification) ⁽¹⁾
	0 = No VBUS change on A-device detected
Note 1:	VBUS threshold crossings may be either rising or falling.

Note: Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

REGISTER 18-15: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_								
pit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	
pit 7					0_0_0_0		bit	
Legend:								
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, read	as '0'		
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unl	known	
bit 7	IDIE: ID Interr 1 = Interrupt 0 = Interrupt							
oit 6	1 = Interrupt 0 = Interrupt	enabled	mor Interrunt [-nabla bit				
	1 = Interrupt 0 = Interrupt	enabled disabled						
bit 5	LSTATEIE: Li 1 = Interrupt 0 = Interrupt		Interrupt Ena	ble bit				
bit 4		Activity Interru	ot Enable bit					
bit 3	 SESVDIE: Session Valid Interrupt Enable bit 1 = Interrupt enabled 0 = Interrupt disabled 							
bit 2	SESENDIE: B-Device Session End Interrupt Enable bit 1 = Interrupt enabled 0 = Interrupt disabled							
bit 1	-	ted: Read as '0	,					
bit 0	VBUSVDIE: A 1 = Interrupt	A-Device VBUS ' enabled	Valid Interrupt	Enable bit				

0 = Interrupt disabled

REGISTER 18-16: U1IR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	_	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R-0	R/K-0, HS
STALLIF	—	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF
bit 7					•		bit 0

Legend:	U = Unimplemented bit, read as '0'						
R = Readable bit	K = Write '1' to clear bit HS = Hardware Settable bit						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	 1 = A STALL handshake was sent by the peripheral during the handshake phase of the transaction in Device mode
	0 = A STALL handshake has not been sent
bit 6	Unimplemented: Read as '0'
bit 5	RESUMEIF: Resume Interrupt bit
	 1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed) 0 = No K-state observed
bit 4	IDLEIF: Idle Detect Interrupt bit
Dit 4	 1 = Idle condition detected (constant Idle state of 3 ms or more) 0 = No Idle condition detected
bit 3	TRNIF: Token Processing Complete Interrupt bit
	 1 = Processing of current token is complete; read U1STAT register for endpoint information 0 = Processing of current token not complete; clear U1STAT register or load next token from STAT (clearing this bit causes the STAT FIFO to advance)
bit 2	SOFIF: Start-Of-Frame Token Interrupt bit
	1 = A Start-Of-Frame token received by the peripheral or the Start-Of-Frame threshold reached by the host
	0 = No Start-Of-Frame token received or threshold reached
bit 1	UERRIF : USB Error Condition Interrupt bit (read-only)
	 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit
	0 = No unmasked error condition has occurred
bit 0	URSTIF: USB Reset Interrupt bit
	 1 = Valid USB Reset has occurred for at least 2.5 μs; Reset state must be cleared before this bit can be reasserted
	0 = No USB Reset has occurred. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise oper- ations to write to a single bit position will cause all set bits at the moment of the write to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

REGISTER 18-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
R/K-0, HS	R-0	R/K-0, HS					
STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF
bit 7							bit 0

bit 7		bit 0
Legend:	U = Unimplemented bit, read as '0	
R = Readab		= Hardware Settable bit
-n = Value a	at POR '1' = Bit is set '0' =	Bit is cleared x = Bit is unknown
bit 15-8	Unimplemented: Read as '0'	
bit 7	STALLIF: STALL Handshake Interrupt bit	
	1 = A STALL handshake was sent by the per transaction in Device mode	ripheral device during the handshake phase of the
	0 = A STALL handshake has not been sent	
bit 6	ATTACHIF: Peripheral Attach Interrupt bit	
		by the module; set if the bus state is not SE0 and there
	has been no bus activity for 2.5 μs	
	0 = No peripheral attachement detected	
bit 5	RESUMEIF: Resume Interrupt bit	
		$2.5~\mu s$ (differential '1' for low speed, differential '0' for
	full speed) 0 = No K-state observed	
bit 4	IDLEIF: Idle Detect Interrupt bit	
	1 = Idle condition detected (constant Idle state of	of 3 ms or more)
	0 = No Idle condition detected	
bit 3	TRNIF: Token Processing Complete Interrupt bit	
	1 = Processing of current token is complete; rea	
		lear U1STAT register or load next token from U1STAT
bit 2	SOFIF: Start-Of-Frame Token Interrupt bit	
	1 = A Start-Of-Frame token received by the peri- host	ipheral or the Start-Of-Frame threshold reached by the
	0 = No Start-Of-Frame token received or thresh	nold reached
bit 1	UERRIF: USB Error Condition Interrupt bit	
	-	only error states enabled in the U1EIE register can set
	this bit	
	0 = No unmasked error condition has occurred	
bit 0	DETACHIF: Detach Interrupt bit	
	1 = A peripheral detachment has been detected this bit can be reasserted	d by the module; Reset state must be cleared before
		dual bits can only be cleared by writing a '1' to the bit
	position as part of a word write operation or	n the entire register. Using Boolean instructions or bit-
		ion will cause all set bits at the moment of the write to
	become cleared.	

Note: Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

REGISTER 18-18: U1IE: USB INTERRUPT ENABLE REGISTER (ALL USB MODES)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STALLIE	ATTACHIE ⁽¹⁾	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE
							DETACHIE
bit 7							bit 0

Legend:				
R = Readal	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-8	Unimple	mented: Read as '0'		
bit 7	STALLIE	: STALL Handshake Interrup	t Enable bit	
		rupt enabled		
		rupt disabled		
bit 6		E: Peripheral Attach Interrup	of bit (Host mode only)("	
		rupt enabled rupt disabled		
bit 5		·		
DIUD		IE: Resume Interrupt bit rupt enabled		
		upt disabled		
bit 4		dle Detect Interrupt bit		
		rupt enabled		
		rupt disabled		
bit 3	TRNIE: T	oken Processing Complete I	nterrupt bit	
	1 = Inter	rupt enabled		
	0 = Inter	rupt disabled		
bit 2	SOFIE: S	tart-of-Frame Token Interrup	t bit	
		rupt enabled		
		rupt disabled		
bit 1		USB Error Condition Interrup	pt bit	
		rupt enabled		
		rupt disabled		
bit 0	Enable bi		Interrupt (Device mode) or U	SB Detach Interrupt (Host mode
		rupt enabled		
	0 = Inter	rupt disabled		
Note 1:	Unimplement	ed in Device mode, read as	0'.	

REGISTER 18-19: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		—	—			—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
BTSEF		DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF
DISEF	—	DIVIAEF	BIUEF	DENGER	CRCIDEF	EOFEF	FIDEF
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	BTSEF: Bit Stuff Error Flag bit
	 1 = Bit stuff error has been detected 0 = No bit stuff error
bit 6	Unimplemented: Read as '0'
bit 5	 DMAEF: DMA Error Flag bit 1 = A USB DMA error condition detected; the data size indicated by the BD byte count field is less than the number of received bytes. The received data is truncated. 0 = No DMA error
bit 4	BTOEF: Bus Turnaround Time-out Error Flag bit 1 = Bus turnaround time-out has occurred 0 = No bus turnaround time-out
bit 3	 DFN8EF: Data Field Size Error Flag bit 1 = Data field was not an integral number of bytes 0 = Data field was an integral number of bytes
bit 2	CRC16EF: CRC16 Failure Flag bit 1 = CRC16 failed 0 = CRC16 passed
bit 1	For Device mode: CRC5EF: CRC5 Host Error Flag bit
	 1 = Token packet rejected due to CRC5 error 0 = Token packet accepted (no CRC5 error)
	For Host mode: EOFEF: End-Of-Frame Error Flag bit 1 = End-Of-Frame error has occurred 0 = End-Of-Frame interrupt disabled
bit 0	PIDEF: PID Check Failure Flag bit
	 1 = PID check failed 0 = PID check passed. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_		_	_	—	_
bit 15	- I						bit
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BTSEE	_	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE
						EOFEE	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15-8	-	ted: Read as '					
bit 7		tuff Error Interr	upt Enable bit				
	1 = Interrupt 0 = Interrupt						
bit 6		ted: Read as '	n'				
bit 5	-	A Error Interrup					
bit 0	1 = Interrupt	-					
	0 = Interrupt						
bit 4	BTOEE: Bus	Turnaround Tir	me-out Error In	terrupt Enable	bit		
	1 = Interrupt 0 = Interrupt						
bit 3	DFN8EE: Dat	ta Field Size Er	ror Interrupt Er	nable bit			
	1 = Interrupt						
	0 = Interrup						
bit 2		RC16 Failure I	nterrupt Enable	e bit			
	1 = Interrupt 0 = Interrupt	t disabled					
bit 1	For Device m						
		C5 Host Error	Interrupt Enabl	e bit			
	1 = Interrupt						
	0 = Interrupt						
	For Host mod EOFEE: End-	<u>ie:</u> -of-Frame Errol	r interrupt Enab	ole bit			
	1 = Interrupt						
	0 = Interrup	t disabled					
bit 0		Check Failure In	nterrupt Enable	bit			
	1 = Interrupt 0 = Interrupt						

18.7.3 USB ENDPOINT MANAGEMENT REGISTERS

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—		—	—	_
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LSPD ⁽¹⁾	RETRYDIS ⁽¹⁾		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-8	-	ted: Read as '					
bit 7			onnection Enab		only) ⁽¹⁾		
			w-speed devic				
L:1 0			w-speed devic				
bit 6			it (U1EP0 only)	()			
		K transactions K transactions	enabled; retry	done in hardwa	are		
bit 5	-	ted: Read as '	-				
bit 4	EPCONDIS: E	Bidirectional Er	ndpoint Control	bit			
		d EPRXEN = :					
			Ontrol transference				I.
		ombinations of	EPTXEN and				
bit 3	-	dpoint Receive	Enable bit				
	1 = Endpoint	n receive enat	bled				
bit 2	•	point Transmi					
		n transmit ena					
		n transmit disa					
bit 1	EPSTALL: En	dpoint Stall Sta	atus bit				
	1 = Endpoint 0 = Endpoint	n was stalled n was not stall	ed				
bit 0	EPHSHK: End	dpoint Handsh	ake Enable bit				
		handshake en					
			abled (typically	used for isoch	ronous endpo	ints)	
	hese bits are ava			nly in Host mod	le. For all othe	r U1EPn regist	ers, these bit

are always unimplemented and read as '0'.

18.7.4 USB VBUS POWER CONTROL REGISTER

REGISTER 18-22: U1PWMCON: USB VBUS PWM GENERATOR CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
PWMEN	_				—	PWMPOL	CNTEN
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_		_	_	—	—	—
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable b	it	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	PWMEN: PW	M Enable bit					
		nerator is enable					
	0 = PWM gei	nerator is disable	ed; output is h	neld in Reset sta	ate specified b	Y PWMPOL	
bit 14-10	Unimplemen	ted: Read as '0'	•				
bit 9	PWMPOL: P	WM Polarity bit					
	1 = PWM out	put is active-low	and resets h	igh			
		hout is potivo his	h and reacte	low			

0 = PWM output is active-high and resets low

bit 8 CNTEN: PWM Counter Enable bit

- 1 = Counter is enabled
- 0 = Counter is disabled
- bit 7-0 Unimplemented: Read as '0'

NOTES:

19.0 PARALLEL MASTER PORT (PMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 13. "Parallel Master Port (PMP)" (DS39713).

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- Up to 16 Programmable Address Lines
- · Up to 2 Chip Select Lines
- Programmable Strobe Options:
 - Individual Read and Write Strobes or;
- Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
 Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels




FIGURE 19-1: PMP MODULE OVERVIEW

R/W-0	U-0	R/W-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0
PMPEN		PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN
bit 15							bit 8
DAVO	DAMA	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾		DAMA	DAMO	DAMA
R/W-0	R/W-0	-	-	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0
CSF1	CSF0	ALP	CS2P	CS1P	BEP	WRSP	RDSP
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown
bit 15	1 = PMP ena	allel Master Po abled abled, no off-ch		ormed			
bit 14	Unimplemer	nted: Read as '	0'				
bit 13	PSIDL: Stop	in Idle Mode bi	t				
		nue module ope e module opera		evice enters Idle le	e mode		
bit 12-11	ADRMUX<1	0>: Address/D	ata Multiplexing	Selection bits ⁽	1)		
bit 10	01 = Lower PMA< 00 = Addres PTBEEN: By	8 bits of addre 10:8> ss and data app te Enable Port	ess are multiple bear on separat	l on PMD<7:0> exed on PMD< e pins Bit Master mode	7:0> pins, upp	oer 3 bits are r	nultiplexed o
	1 = PMBE po 0 = PMBE po						
bit 9	1 = PMWR/	rite Enable Stro	be Port Enable	- hit			
		PMENB port dis					
bit 8	PTRDEN: Re	PMENB port dis ead/Write Strob	abled e Port Enable b				
bit 8	PTRDEN: Re 1 = PMRD/F	PMENB port dis	abled e Port Enable b bled				
bit 8 bit 7-6	PTRDEN: Re 1 = PMRD/F 0 = PMRD/F	PMENB port dis ead/Write Strob	abled e Port Enable t bled bled				
	PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 01 = PMCS2	PMENB port dis ead/Write Strob MWR port ena MWR port disa Chip Select Fu ed and PMCS2 fu functions as cl	abled e Port Enable b bled inction bits inction as chip hip select, PMC	Dit		4	
	PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1	PMENB port dis ead/Write Strob MWR port ena MWR port disa Chip Select Fu ed and PMCS2 fu functions as cl	abled e Port Enable to bled inction bits inction as chip hip select, PMC inction as addre	bit select S1 functions as		4	
bit 7-6	PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-h	PMENB port dis ead/Write Strob MWR port ena MWR port disa Chip Select Fu ed and PMCS2 fu functions as cl and PMCS2 fu	abled e Port Enable b bled inction bits inction as chip hip select, PMC inction as addre bit ⁽¹⁾ d PMALH)	bit select S1 functions as		4	
bit 7-6	PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-h 0 = Active-lo	PMENB port dis ead/Write Strob PMWR port ena PMWR port disa Chip Select Fu and PMCS2 fu functions as cl and PMCS2 fu s Latch Polarity igh (PMALL and	abled e Port Enable b bled unction bits unction as chip nip select, PMC unction as addre bit ⁽¹⁾ d PMALH) PMALH)	bit select S1 functions as		4	
bit 7-6 bit 5	PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-h 0 = Active-lo CS2P: Chip = 1 = Active-h	PMENB port dis ad/Write Strob MWR port ena MWR port disa Chip Select Fu ed and PMCS2 fu functions as cl and PMCS2 fu s Latch Polarity igh (PMALL and w (PMALL and	abled e Port Enable to bled unction bits unction as chip hip select, PMC unction as addre / bit ⁽¹⁾ d <u>PMALH</u>) / bit ⁽¹⁾ / MALH) / bit ⁽¹⁾	bit select S1 functions as		4	
bit 7-6 bit 5	PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 01 = PMCS1 00 = PMCS1 ALP: Address 1 = Active-h 0 = Active-lo CS2P: Chip S 1 = Active-h 0 = Active-lo	PMENB port dis ead/Write Strob MWR port ena MWR port disa Chip Select Fu and PMCS2 fu functions as cl and PMCS2 fu s Latch Polarity igh (PMALL and Select 2 Polarity igh (PMCS2/PM	abled e Port Enable b bled unction bits unction as chip hip select, PMC unction as addre bit ⁽¹⁾ d PMALH) PMALH) y bit ⁽¹⁾ dCS2) CS2)	bit select S1 functions as		4	

REGISTER 19-1: PMCON: PARALLEL PORT CONTROL REGISTER

Note 1: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 19-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 2	BEP: Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	<u>For Master mode 1 (PMMODE<9:8> = 11):</u> 1 = Enable strobe active-high <u>(PMENB)</u> 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)
	For Master mode 1 (PMMODE<9:8> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

Note 1: These bits have no effect when their corresponding pins are used as address lines.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITB1 ⁽¹⁾	WAITB0 ⁽¹⁾	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1 ⁽¹⁾	WAITE0 ⁽¹⁾
bit 7		•					bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	BUSY: Busv	bit (Master mod	de onlv)				
	1 = Port is bu	usy (not useful	• •	essor stall is a	ictive)		
bit 14-13	0 = Port is not is not in the second secon	Interrupt Reque	at Mada hita				
DIL 14-13				er 3 is read or	Write Buffer 3 is	written (Buffere	ed PSP mode
	or on a	read or write o	peration when	PMA<1:0> =	11 (Addressable		
		errupt generated					
		 01 = Interrupt generated at the end of the read/write cycle 00 = No interrupt generated 					
bit 12-11	INCM<1:0>:	Increment Mod	e bits				
					y PSP mode on	ly)	
		nent ADDR<10 ent ADDR<10:					
		rement or decre					
bit 10	MODE16: 8/1	16-Bit Mode bit					
					to the Data regist the Data registe		
bit 9-8		Parallel Port N			0		
					PMBE, PMA <x:< td=""><td></td><td>/:0>)</td></x:<>		/:0>)
					PMA <x:0> and F MCS1, PMD<7:0</x:0>		.0~)
					$\frac{10000}{1000}$, PMWR, PMCS		
bit 7-6					iguration bits ⁽¹⁾		,
	11 = Data w	ait of 4 TCY; mu	ultiplexed addre	ess phase of 4	1 TCY		
		ait of 3 TCY; mu ait of 2 TCY; mu					
		ait of 1 TCY; mi					
bit 5-2			-	-	onfiguration bits		
	1111 = Wait	of additional 15	TCY				
	 0001 = Wait (of additional 1	Тсү				
		dditional wait cy					
bit 1-0		: Data Hold Aft	er Strobe Wait	State Configu	ration bits ⁽¹⁾		
	11 = Wait of 10 = Wait of						
	01 = Wait of						
	00 = Wait of	1 Tcy					
Note 1: ⊤	he WAITB and \	WAITE bits are	ignored when	ever WAITM<	3: 0> = 0000.		
		lovio reguired	-				

REGISTER 19-2: PMMODE: PARALLEL PORT MODE REGISTER

2: A single-cycle delay is required between consecutive read and/or write operations.

REGISTER 19-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

R/W-0		ADDR	<13:8>		bit 8
R/W-0					bit 8
R/W-0					
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADD	R<7:0>			
					bit 0
W = Writable bit	t	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			ired	x = Bit is unkn	iown
		W = Writable bit		W = Writable bit U = Unimplemented bit, read	W = Writable bit U = Unimplemented bit, read as '0'

- 0 = Chip select 2 is inactive
 bit 14
 CS1: Chip Select 1 bit
 1 = Chip select 1 is active
 0 = Chip select 1 is inactive
- bit 13-0 ADDR<13:0>: Parallel Port Destination Address bits

REGISTER 19-4: PMAEN: PARALLEL PORT ENABLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PTEN7 | PTEN6 | PTEN5 | PTEN4 | PTEN3 | PTEN2 | PTEN1 | PTEN0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	PTEN<15:14>: PMCSx Strobe Enable bit
	 1 = PMA15 and PMA14 function as either PMA<15:14> or PMCS2 and PMCS1 0 = PMA15 and PMA14 function as port I/O
bit 13-2	PTEN<13:2>: PMP Address Port Enable bits
	 1 = PMA<13:2> function as PMP address lines 0 = PMA<13:2> function as port I/O
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL 0 = PMA1 and PMA0 pads functions as port I/O

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0
IBF	IBOV	—	—	IB3F	IB2F	IB1F	IB0F
bit 15							bit 8
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1
OBE	OBUF	0-0	0-0	OB3E	OB2E	OB1E	OB0E
bit 7	0001			OBSE	ODZL	OBIL	bit 0
Lonondi			e Cattabla bit				
Legend:	1- 1-14	HS = Hardwar				1 (0)	
R = Readab		W = Writable	JIC	•	nented bit, read		
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	 IBF: Input Buffer Full Status bit 1 = All writable input buffer registers are full 0 = Some or all of the writable input buffer registers are empty 						
bit 14				ster occurred (r	nust be cleared	d in software)	
bit 13-12	• • • • • • • • •	ted: Read as '()'				
oit 11-8	-						
	1 = Input buff	 IB3F:IB0F Input Buffer x Status Full bits 1 = Input buffer contains data that has not been read (reading buffer will clear this bit) 0 = Input buffer does not contain any unread data 					
bit 7	OBE: Output	Buffer Empty S	tatus bit				
	 1 = All readable output buffer registers are empty 0 = Some or all of the readable output buffer registers are full 						
bit 6	OBUF: Outpu	it Buffer Underf	low Status bit	S			
	 1 = A read occurred from an empty output byte register (must be cleared in software) 0 = No underflow occurred 						
bit 5-4	Unimplement	ted: Read as 'd)'				
bit 3-0	OB3E:OB0E	Output Buffer x	Status Empty	/ bit			
			•	the buffer will c ot been transmi			

REGISTER 19-5: PMSTAT: PARALLEL PORT STATUS REGISTER

REGISTER 19-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	_		—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—		—		RTSECSEL ⁽¹⁾	PMPTTL
bit 7	•	· · · · · ·					bit 0
Legend:	Legend:						
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		own	

bit 15-2 Unimplemented: Read as '0'

bit 1 RTSECSEL: RTCC Seconds Clock Output Select bit⁽¹⁾ 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin


bit 0 **PMPTTL:** PMP Module TTL Input Buffer Select bit

1 = PMP module inputs (PMDx, PMCS1) use TTL input buffers

0 = PMP module inputs use Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>)) bit must also be set.

FIGURE 19-2: LEGACY PARALLEL SLAVE PORT EXAMPLE








TABLE 19-1: SLAVE MODE ADDRESS RESOLUTION

PMA<1:0>	Output Register (Buffer)	Input Register (Buffer)
00	PMDOUT1<7:0> (0)	PMDIN1<7:0> (0)
01	PMDOUT1<15:8> (1)	PMDIN1<15:8> (1)
10	PMDOUT2<7:0> (2)	PMDIN2<7:0> (2)
11	PMDOUT2<15:8> (3)	PMDIN2<15:8> (3)

FIGURE 19-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)





FIGURE 19-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)

	1	
PIC24F	PMA<13:8>	
	PMD<7:0> PMA<7:0>	
	PMCS1	
	PMCS2	Address Bus
		Multiplexed Data and
		Address Bus
		Control Lines
	J	

FIGURE 19-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)








FIGURE 19-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION




FIGURE 19-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION




FIGURE 19-10: PARALLEL EEPROM EXAMPLE (UP TO 15-BIT ADDRESS, 8-BIT DATA)




FIGURE 19-11: PARALLEL EEPROM EXAMPLE (UP TO 15-BIT ADDRESS, 16-BIT DATA)





FIGURE 19-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)



20.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696).

The Real-Time Clock and Calendar (RTCC) provides on-chip, hardware-based clock and calendar functionality with little or no CPU overhead. It is intended for applications where accurate time must be maintained for extended periods with minimal CPU activity and with limited power resources, such as battery-powered applications. Key features include:

- Time data in hours, minutes and seconds, with a granularity of one-half second
- 24-hour format (Military Time) display option
- Calendar data as date, month and year
- Automatic, hardware-based day of the week and leap year calculations for dates from 2000 through 2099
- Time and calendar data in BCD format for _compact firmware
- Highly configurable alarm function
- External output pin with selectable alarm signal or seconds "tick" signal output
- · User calibration feature with auto-adjust

A simplified block diagram of the module is shown in Figure 20-1. The SOSC and RTCC will both remain running while the device is held in Reset with MCLR and will continue running after MCLR is released.




FIGURE 20-1: RTCC BLOCK DIAGRAM

20.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- · Alarm Value Registers

20.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 20-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 20-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11		YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 20-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

EXAMPLE 20-1: SETTING THE RTCWREN BIT

__builtin_write_RTCWEN(); //set the RTCWREN bit

TABLE 20-2: ALRMVAL REGISTER MAPPING

ALRMPTR <1:0>	Alarm Value Register Window	
	ALRMVAL<15:8>	ALRMVAL<7:0>
00	ALRMMIN	ALRMSEC
01	ALRMWD	ALRMHR
10	ALRMMNTH	ALRMDAY
11	_	_

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and	
	not write operations.	

20.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 20-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the unlock sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 20-1. For applications written in C, the unlock sequence should be implemented using in-line assembly.

20.1.3 RTCC CONTROL REGISTERS

REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	_	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 |
| bit 7 | | | | | | | bit 0 |

Legend: W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15	RTCEN: RTCC Enable bit ⁽²⁾
	1 = RTCC module is enabled0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12	 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11	HALFSEC: Half-Second Status bit ⁽³⁾ 1 = Second half period of a second 0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit 1 = RTCC output enabled 0 = RTCC output disabled
bit 9-8	RTCPTR<1:0>: RTCC Value Register Window Pointer bits Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'. <u>RTCVAL<15:8>:</u> 00 = MINUTES 01 = WEEKDAY 10 = MONTH 11 = Reserved <u>RTCVAL<7:0>:</u> 00 = SECONDS 01 = HOURS 10 = DAY 11 = YEAR
Note 1:	The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

bit 7-0 CAL<7:0>: RTC Drift Calibration bits

...

01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute

... 00000001 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment

111111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute

10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 20-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7		·				·	bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkn	own	
L							

Unimplemented: Read as '0'
RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
PMPTTL: PMP Module TTL Input Buffer Select bit
1 = PMP module inputs (PMDx, PMCS1) use TTL input buffers0 = PMP module inputs use Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>)) bit must also be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0
bit 15	·	•				•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7	ARETO	AREIS	ARF14	ARFIJ	ARF12	ARFTI	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15 bit 14		disabled	ed automatica	lly after an ala	arm event whe	never ARPT<7	:0> = 00h and
	1 = Chime is	enabled; ARP				to FFh	
	0011 = Even 0100 = Even 0101 = Even 0110 = Onc 0111 = Onc 1000 = Onc 1001 = Onc 101x = Res	ry 10 seconds ry minute ry 10 minutes ry hour e a day e a week	use	red for Februa	ry 29th, once e	every 4 years)	
bit 9-8	Points to the the ALRMPT ALRMVAL<1: 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMM 10 = ALRMD	1IN VD INTH emented <u>:0>:</u> EC IR IR	Alarm Value reg	isters when re	ading ALRMVA		
bit 7-0	11111111 = 00000000 =	Alarm Repeat (Alarm will repo Alarm will not decrements on	eat 255 more ti repeat	mes	er is prevented	from rolling ov	er from 00h to

REGISTER 20-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

20.1.4 RTCVAL REGISTER MAPPINGS

REGISTER 20-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 20-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of 0 or 1.
- bit 11-8 **MTHONE<3:0>:** Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.

bit 7-6 Unimplemented: Read as '0'

- bit 5-4 **DAYTEN<1:0>:** Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
- bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 20-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
11.0	11.0						

<u> </u>	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 20-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
U-0	R/W-x SECTEN2	R/W-x SECTEN1	R/W-x SECTEN0	R/W-x SECONE3	R/W-x SECONE2	R/W-x SECONE1	R/W-x SECONE0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9.

20.1.5 ALRMVAL REGISTER MAPPINGS

REGISTER 20-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0
<u> </u>							
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-13	•	ted: Read as '0					
bit 12		-	cimal Value of N	Month's Tens Dig	git bit		
	Contains a va	lue of 0 or 1.					
bit 11-8	MTHONE<3:0	D>: Binary Code	d Decimal Valu	e of Month's On	ies Digit bits		
	Contains a va	lue from 0 to 9.					
bit 7-6	Unimplement	ted: Read as '0'					
bit 5-4	DAYTEN<1:0	>: Binary Codeo	d Decimal Value	e of Day's Tens I	Digit bits		
		lue from 0 to 3.		5	0		
bit 3-0	DAYONE<3:0	>: Binary Code	d Decimal Valu	e of Day's Ones	Digit bits		
		lue from 0 to 9.		,	5		
Note 1: A	write to this reg	lister is only allo	owed when RT	CWREN = 1.			

REGISTER 20-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	
_	_		—		WDAY2	WDAY1	WDAY0	
bit 15	·						bit 8	
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	_	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0	
bit 7			I		I		bit 0	
Legend:								
R = Readat	alo hit	W = Writable	bit		onted hit read			
-n = Value a		'1' = Bit is set		U = Unimplemented bit, read as '0' '0' = Bit is cleared $x = Bit$ is ur		x = Bit is unkr	known	
bit 15-11	Unimplemer	nted: Read as '0)'					
bit 10-8		Binary Coded alue from 0 to 6.		of Weekday Di	git bits			
oit 7-6	Unimplemen	ted: Read as '0'						
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits							
	Contains a va	alue from 0 to 2						
bit 3-0	HRONE<3:0	>: Binary Codeo	d Decimal Valu	e of Hour's One	es Digit bits			
	Contains a va	alue from 0 to 9.						

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 20-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

© 2009 Microchip Technology Inc.

20.2 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses for one minute and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will either be added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute and loaded into the RCFGCAL register.

EQUATION 20-1: RTCC CALIBRATION

Error (clocks per minute) =(Ideal Frequency† – Measured Frequency) * 60 † Ideal frequency = 32,768 Hz

3. a) If the oscillator is faster then ideal (negative result form step 2), the RCFGCAL register value needs to be negative. This causes the specified number of clock pulses to be substract from the timer counter once every minute.

b) If the oscillator is slower then ideal (positive result from step 2) the RCFGCAL register value needs to be positive. This causes the specified number of clock pulses to be added to the timer counter once every minute.

 Divide the number of error clocks per minute by 4 to get the correct CAL value and load the RCFGCAL register with the correct value.

(Each 1-bit increment in CAL adds or subtracts 4 pulses).

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse.

Note:	It is up to the user to include, in the error					
	value, the initial error of the crystal, drift					
	due to temperature and drift due to crystal					
	aging.					

20.3 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>, Register 20-3)
- One-time alarm and repeat alarm options available

20.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 20-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs once the alarm is enabled is stored in the ARPT bits, ARPT<7:0> (ALCFGRPT<7:0>). When the value of the ARPT bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

20.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note:	Changing any of the registers, other then the RCFGCAL and ALCFGRPT registers and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is accommonded that the
	changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

FIGURE 20-2: ALARM MAS	K SETTINGS			
Alarm Mask Setting (AMASK<3:0>)	Day of the Week	Month Day	Hours Minutes Second	ds
0000 – Every half second 0001 – Every second				
0010 – Every 10 seconds				;
0011 – Every minute				;
0100 – Every 10 minutes				;
0101 – Every hour			: m m : s s	;
0110 – Every day			h h : m m : s s	;
0111 – Every week	d		h h : m m : s s	;
1000 – Every month			h h : m m : s s	;
1001 – Every year ⁽¹⁾		m m / d d	h h : m m : s s	;

Note 1: Annually, except when configured for February 29.

NOTES:

21.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 30. "Programmable Cyclic Redundancy Check (CRC)" (DS39714).

The programmable CRC generator offers the following features:

- · User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the X<15:1> bits (CRCXOR<15:1>) and the PLEN<3:0> bits (CRCCON<3:0>), respectively.

FIGURE 21-1: CRC BLOCK DIAGRAM

Consider the CRC equation:

$$x^{16} + x^{12} + x^5 + 1$$

To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 21-1.

TABLE 21-1: EXAMPLE CRC SETUP

Bit Name	Bit Value
PLEN<3:0>	1111
X<15:1>	00010000010000

Note that for the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the equation. The 0 bit required by the equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0 bit or the 16th bit.

A simplified block diagram of the module is shown in Figure 21-1. The general topology of the shift engine is shown in Figure 21-2.





FIGURE 21-2: CRC SHIFT ENGINE DETAIL



21.1 User Interface

21.1.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (CRCCON<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. When loading data, the two MSbs of the data byte are ignored.

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (CRCCON<12:8>) increments by one. When CRCGO = 1 and VWORD > 0, a word of data to be shifted is moved from the FIFO into the shift engine. When the data word moves from the FIFO to the shift engine, VWORD decrements by one. The serial shifter continues to receive data from the FIFO, shifting until the VWORD reaches 0. The last bit of data will be shifted through the CRC module (PLEN + 1)/2 clock cycles after VWORD reaches 0. This is when the module is completed with the CRC calculation.

Therefore, for a given value of PLEN, it will take (PLEN + 1)/2 * VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 21.1.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

21.1.2 INTERRUPT OPERATION

When the VWORD<4:0> bits make a transition from a value of '1' to '0', an interrupt will be generated. Note that the CRC calculation is not complete at this point; an additional time of (PLEN + 1)/2 clock cycles is required before the output can be read.

21.2 Operation in Power-Saving Modes

21.2.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

21.2.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

21.3 Registers

There are four registers used to control programmable CRC operation:

- CRCCON
- CRCXOR
- CRCDAT
- CRCWDAT

REGISTER 21-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8

R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode
bit 12-8	VWORD<4:0>: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> > 7, or 16 when PLEN<3:0> \leq 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full
	0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty Bit
	1 = FIFO is empty
	0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = CRC serial shifter turned off
bit 3-0	PLEN<3:0>: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

bit 7	X6	X5	X4	X3	~2	X1	bit 0
R/W-0 X7	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 X2	R/W-0	U-0
bit 15							bit 8
X15	X14	X13	X12	X11	X10	X9	X8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 21-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

22.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 17. "10-Bit A/D Converter" (DS39705).

The 10-bit A/D Converter has the following key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- 16 analog input pins
- External voltage reference input pins
- Internal band gap reference inputs
- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- · Four result alignment options
- Operation during CPU Sleep and Idle modes

On all PIC24FJ256GB110 family devices, the 10-bit A/D Converter has 16 analog input pins, designated AN0 through AN15. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VREF-). These voltage reference inputs may be shared with other analog input pins.

A block diagram of the A/D Converter is shown in Figure 22-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure port pins as analog inputs and/or select band gap reference inputs (AD1PCFGL<15:0> and AD1PCFGH<1:0>).
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select interrupt rate (AD1CON2<5:2>).
 - g) Turn on A/D module (AD1CON1<15>).
- 2. Configure A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select A/D interrupt priority.




FIGURE 22-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	
ADON ⁽¹⁾		ADSIDL		_		FORM1	FORM0	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0, HCS	R/W-0, HCS	
SSRC2	SSRC1	SSRC0	_	_	ASAM	SAMP	DONE	
bit 7							bit 0	
L								
Legend:		HCS = Hardw	are Clearable/	Settable bit				
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown	
bit 15	ADON: A/D C	Operating Mode	bit ⁽¹⁾					
	1 = A/D Conv	verter module is	s operating					
	0 = A/D Conv	verter is off						
bit 14	Unimplemen	ted: Read as ')'					
bit 13	ADSIDL: Stop	o in Idle Mode b	bit					
	1 = Discontinue module operation when device enters Idle mode							
		module operat		de				
bit 12-10	-	ted: Read as '						
bit 9-8		Data Output Fo						
	•	ractional (sddd al (dddd dddd		'				
		nteger (ssss						
		b bb00 0000		,				
bit 7-5	SSRC<2:0>:	Conversion Tri	gger Source S	elect bits				
				starts conversio	on (auto-conve	rt)		
		event ends sar	npling and sta	rts conversion				
	101 = Reserv		sampling and	starts conversi	on			
	011 = Reserv	-	bamping and					
				starts conversi				
				ampling and sta				
hit 4.2		0	1 0	nd starts conver	SION			
bit 4-3	-	ted: Read as '						
bit 2		Sample Auto-Sta		t conversion co	mnletes SAMI	P hit is auto-set		
		begins when S						
bit 1		ample Enable						
		ole/hold amplifie		nput				
	0 = A/D samp	le/hold amplifie	er is holding					
bit 0	DONE: A/D C	Conversion Stat	us bit					
		ersion is done						
	0 = A/D conve	ersion is NOT c	lone					
Note 1: Va	lues of ADC1B	UFx registers v	vill not retain th	neir values once	e the ADON bit	t is cleared. Rea	ad out the	

REGISTER 22-1: AD1CON1: A/D CONTROL REGISTER 1

Note 1: Values of ADC1BUFx registers will not retain their values once the ADON bit is cleared. Read out the conversion values from the buffer before disabling the module.

REGISTER 22-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	r-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	r	—	CSCNA	—	—
bit 15							bit 8

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7							bit 0

Legend:	U = Unimplemented bit, re	J = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	r = Reserved bit'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-13

VCFG<2:0>: Voltage Reference Configuration bits

VCFG<2:0>	VR+	VR-
000	AVDD	AVss
001	External VREF+ pin	AVss
010	AVdd	External VREF- pin
011	External VREF+ pin	External VREF- pin
lxx	AVdd	AVss

- bit 12 Reserved: Maintain as '0'
- bit 11 Unimplemented: Read as '0'
- bit 10 CSCNA: Scan Input Selections for CH0+ S/H Input for MUX A Input Multiplexer Setting bit 1 = Scan inputs 0 = Do not scan inputs
- bit 9-8 Unimplemented: Read as '0'
- bit 7 **BUFS:** Buffer Fill Status bit (valid only when BUFM = 1)
 - 1 = A/D is currently filling buffer, 08-0F, user should access data in 00-07
 - 0 = A/D is currently filling buffer, 00-07, user should access data in 08-0F
- bit 6 Unimplemented: Read as '0'

bit 5-2	SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits
	1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence
	0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence
bit 1	BUFM: Buffer Mode Select bit
	 1 = Buffer configured as two 8-word buffers (ADC1BUFn<15:8> and ADC1BUFn<7:0>) 0 = Buffer configured as one 16-word buffer (ADC1BUFn<15:0>)
bit 0	ALTS: Alternate Input Sample Mode Select bit

- 1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and
 - MUX A input multiplexer settings for all subsequent samples
 - 0 = Always uses MUX A input multiplexer settings

REGISTER 22-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	r-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	r	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

Legend:		r = Reserved bit		
R = Readable bit		W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	1 = A/D in	D Conversion Clock Source t ternal RC clock derived from system clock	bit	
bit 14-13	Reserved	Maintain as '0'		
bit 12-8				

.

bit 7-0

00001 = 1 TAD

11111111

01000000

.

00111111 = 64 Tcy 00111110 = 63 Tcy

00000001 = 2*Tcy 00000000 = Tcy

00000 = 0 TAD (not recommended)

••••• = Reserved, do not use

ADCS<7:0>: A/D Conversion Clock Select bits

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CH0NB		_	CH0SB4 ⁽¹⁾	CH0SB3 ⁽¹⁾	CH0SB2 ⁽¹⁾	CH0SB1 ⁽¹⁾	CH0SB0 ⁽¹⁾			
bit 15				•			bit			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CHONA			CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0			
bit 7			01100/11	oniconic	01100/12	onicorti	bit			
Legend:										
R = Readab	le hit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'				
-n = Value a		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkr	nown			
oit 15	CHONB: CI	hannel 0 Negativ	e Input Select f	or MUX B Multi	plexer Setting	bit				
	1 = Channe	el 0 negative inpu	ut is AN1							
		el 0 negative inpu								
bit 14-13	-	ented: Read as								
oit 12-8		0>: Channel 0 P								
	10001 = Channel 0 positive input is internal band gap reference (VBG) ⁽²⁾									
	10000 = Channel 0 positive input is VBG/2 ⁽²⁾									
	01111 = Channel 0 positive input is AN15									
		hannel 0 positive								
		hannel 0 positive								
		hannel 0 positive								
		hannel 0 positive								
		hannel 0 positive								
		hannel 0 positive								
		hannel 0 positive								
		hannel 0 positive								
		hannel 0 positive								
		hannel 0 positive								
	00100 = Channel 0 positive input is AN4 00011 = Channel 0 positive input is AN3									
		hannel 0 positive								
		hannel 0 positive								
		hannel 0 positive								
bit 7	CHONA: CI	hannel 0 Negativ	e Input Select f	or MUX A Multi	plexer Setting	bit				
	1 = Channe	el 0 negative inpu	ut is AN1		-					
	0 = Channe	el 0 negative inpi	ut is VR-							
bit 6-5	Unimplem	ented: Read as	'0'							
bit 4-0	CH0SA<4:	0>: Channel 0 P	ositive Input Se	lect for MUX A	Multiplexer Se	ttina bits				
		ed combinations	-		-	-				
Note 1: C	Combinations,	'10010' through	'11111', are ur	implemented;	do not use.					
		ence must be all				ng these chann	els for a			
С	onversion. Se	e Section 29.1 '	'DC Characteri	stics" for more	information.					

REGISTER 22-4: AD1CHS: A/D INPUT SELECT REGISTER

REGISTER 22-5: AD1PCFGL: A/D PORT CONFIGURATION REGISTER (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | • | | • | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 PCFG<15:0>: Analog Input Pin Configuration Control bits

1 = Pin for corresponding analog channel is configured in Digital mode; I/O port read enabled

0 = Pin configured in Analog mode; I/O port read disabled, A/D samples pin voltage

REGISTER 22-6: AD1PCFGH: A/D PORT CONFIGURATION REGISTER (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—		—	PCFG17	PCFG16
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-2 Unimplemented: Read as '0'

bit 1

PCFG17: A/D Input Configuration Control bit

1 = Analog channel disabled from input scan

0 = Internal band gap (VBG) channel enabled for input scan

bit 0 PCFG16: A/D Input Configuration Control bit

1 = Analog channel disabled from input scan

0 = Internal VBG/2 channel enabled for input scan

REGISTER 22-7: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
bit 15				•			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0
bit 7		•		•			bit 0
Legend:							
						(a)	

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSSL<15:0>: A/D Input Pin Scan Selection bits

1 = Corresponding analog channel selected for input scan

0 = Analog channel omitted from input scan


EQUATION 22-1: A/D CONVERSION CLOCK PERIOD⁽¹⁾

$$ADCS = \frac{TAD}{TCY} - 1$$


 $TAD = TCY \cdot (ADCS + 1)$

Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.









NOTES:

23.0 TRIPLE COMPARATOR MODULE

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	associated "PIC24F Family Reference
	Manual" chapter.

The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of four external analog inputs as well, as a voltage reference input from either the internal band gap reference divided by two (VBG/2) or the comparator voltage reference generator.

The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module in shown in Figure 23-1. Diagrams of the possible individual comparator configurations are shown in Figure 23-2.

Each comparator has its own control register, CMxCON (Register 23-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 23-2).





FIGURE 23-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM



REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R-0
CEN	COE	CPOL	—	—	—	CEVT	COUT
bit 15							bit 8

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	EVPOL0	—	CREF	—	—	CCH1	CCH0
bit 7							bit 0

Legend:				
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15		mparator Enable bit		
		parator is enabled		
L:1 4 4		parator is disabled		
bit 14		mparator Output Enable bit parator output is present on t	ha CyOLIT nin	
		parator output is internal only		
bit 13		omparator Output Polarity Se		
		parator output is inverted		
	0 = Com	parator output is not inverted		
bit 12-10	Unimpler	mented: Read as '0'		
bit 9	CEVT: Co	omparator Event bit		
			POL<1:0> has occurred; subs	sequent triggers and interrupts are
		bled until the bit is cleared parator event has not occurr	red	
bit 8		omparator Output bit	cu	
bit o	When CP			
	1 = VIN+			
	0 = VIN+	< VIN-		
	When CP			
	1 = VIN+ 0 = VIN+			
bit 7-6		1:0>: Trigger/Event/Interrupt	Polarity Select bits	
			•	rator output (while CEVT = 0)
			I on transition of the comparat	
		POL = 0 (non-inverted polarit	<u>y)</u> :	
	•	n-to-low transition only.		
		<u>POL = 1 (inverted polarity)</u> : -to-high transition only.		
			l on transition of comparator o	output:
	-	POL = 0 (non-inverted polarit		
		-to-high transition only.		
		POL = 1 (inverted polarity):		
		n-to-low transition only. ger/event/interrupt generatior	n is disabled	
bit 5	-	mented: Read as '0'		
DIL D	ommplei	HEILEU. NEAU AS U		

REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 4 **CREF:** Comparator Reference Select bits (non-inverting input)
 - 1 = Non-inverting input connects to internal CVREF voltage
 - 0 = Non-inverting input connects to CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = Inverting input of comparator connects to VBG/2
 - 10 = Inverting input of comparator connects to CxIND pin
 - 01 = Inverting input of comparator connects to CXINC pin
 - 00 = Inverting input of comparator connects to CxINB pin

REGISTER 23-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	
CMIDL	—	—	—	—	C3EVT	C2EVT	C1EVT	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	
_	—	—	—	—	C3OUT	C2OUT	C1OUT	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		

bit 15	 CMIDL: Comparator Stop in Idle Mode bit 1 = Module does not generate interrupts in Idle mode, but is otherwise operational 0 = Module continues normal operation in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

24.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 20. Comparator Voltage Reference Module" (DS39709).

24.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 24-1). The comparator voltage reference provides two ranges of output

voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.




FIGURE 24-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	—	—	_	—	—				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0				
bit 7							bit (
Legend:	lo hit	\// = \//ritabla	hit	II – Unimplom	onted hit read	d ac 'O'					
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown											
-n = value a	IL POR	'1' = Bit is set		0 = Bit is clea	areo	x = Bit is unkn	IOWN				
bit 15-8	Unimplemen	ted: Read as '	0'								
bit 7	•		e Reference E	nable bit							
	1 = CVREF circuit powered on										
	0 = CVREF ci	rcuit powered	down								
bit 6	CVROE: Comparator VREF Output Enable bit										
			output on CVRE								
bit 5	CVRR: Comp	arator VREF R	ange Selection	bit							
				VRSRC with CVF							
	0 = CVRSRC	range should b	e 0.25 to 0.719	OVRSRC with (CVRSRC/32 ste	p size					
bit 4		•	Source Selection								
				= VREF+ – VRE = AVDD – AVSS							
bit 3-0	CVR<3:0>: C	omparator VRE	F Value Select	ion $0 \le CVR3:C$	$VR0 \le 15$ bits						
	<u>When CVRR</u> CVREF = (CVI	<u>= 1:</u> R<3:0>/24) • ((CVRSRC)								
	When CVRR	, ,									

REGISTER 24-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

25.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note:	This data sheet summarizes the features							
	of this group of PIC24F devices. It is not							
	intended to be a comprehensive reference							
	source. For more information, refer to the							
	associated "PIC24F Family Reference							
	Manual" chapter.							

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- · Four edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- · Control of response to edges
- · Time measurement resolution of 1 nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance, or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based sensors.

The CTMU is controlled through two registers, CTMUCON and CTMUICON. CTMUCON enables the module, and controls edge source selection, edge source polarity selection, and edge sequencing. The CTMUICON register has controls the selection and trim of the current source.

25.1 Measuring Capacitance


The CTMU module measures capacitance by generating an output pulse with a width equal to the time between edge events on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and two external pins (CTEDG1 and CTEDG2). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

$$I = C \cdot \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A precision resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 25-1 shows the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 25-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



25.2 Measuring Time

Time measurements on the pulse width can be similarly performed, using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 25-2 shows the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the *"PIC24F Family Reference Manual"*.

25.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module. When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 25-3 shows the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTEDG1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the *"PIC24F Family Reference Manual"*.

FIGURE 25-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT





FIGURE 25-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT			
bit 7							bit C			
Legend:										
R = Readable		W = Writable I	oit	•	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15		FMU Enable bit								
	1 = Module is 0 = Module is									
bit 14		ted: Read as '0)'							
bit 13	-	Stop in Idle Mod								
		ue module ope		evice enters Idl	e mode					
		module operat			0					
bit 12	TGEN: Time	Generation Ena	ble bit ⁽¹⁾							
	1 = Enables edge delay generation									
		edge delay ger	neration							
bit 10	EDGEN: Edg									
	1 = Edges ar 0 = Edges ar	e not blocked								
bit 10	•	Edge Sequence	e Enable hit							
		vent must occu		2 event can or	cur					
		sequence is ne								
bit 9	IDISSEN: An	alog Current Sc	ource Control b	oit						
		urrent source o								
		urrent source o	utput is not gro	bunded						
bit 8	-	ger Control bit								
		utput is enabled utput is disable								
bit 7		Edge 2 Polarity S								
		rogrammed for		e response						
		rogrammed for								
bit 6-5	EDG2SEL<1	:0>: Edge 2 So	urce Select bit	s						
	11 = CTED1									
	10 = CTED2	•								
	01 = OC1 mo 00 = Timer1 r									
bit 4		dge 1 Polarity S	Select bit							
		rogrammed for		e response						
		rogrammed for								
Note 1: If]	CEN - 1 that	CTEDGx inputs	and CTDI S a	utoute must be	assigned to av	ailabla PDn nin				

See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER

© 2009 Microchip Technology Inc.

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

- bit 3-2
 EDG1SEL<1:0>: Edge 1 Source Select bits

 11 = CTED1 pin

 10 = CTED2 pin

 01 = OC1 module

 00 = Timer1 module

 bit 1

 EDG2STAT: Edge 2 Status bit

 1 = Edge 2 event has occurred

 0 = Edge 2 event has not occurred

 bit 0
 EDG1STAT: Edge 1 Status bit

 1 = Edge 1 event has occurred

 0 = Edge 1 event has not occurred
- **Note 1:** If TGEN = 1, the CTEDGx inputs and CTPLS outputs must be assigned to available RPn pins before use. See **Section 10.4 "Peripheral Pin Select"** for more information.

REGISTER 25-2:	CTMUICON: CTMU CURRENT CONTROL REGISTER

DAMA	D 444 0	D 444 0	D /// 0		DAA/ O	D 444 0	D /// 0	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	-	-	-	-	-	-	-	
bit 7							bit (
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
	011110 000001 = Min 000000 = No	nimum positive minal current c	change from i	nominal current nominal current d by IRNG<1:0> nominal curren				
		aximum negativ	e change from	nominal currer	nt			
bit 9-8	IRNG<1:0>: Current Source Range Select bits							
bit 7-0	Unimplemen	Unimplemented: Read as '0'						
	•							

26.0 SPECIAL FEATURES

- Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "PIC24F Family Reference Manual":
 Section 9. "Watchdog Timer (WDT)" (DS39697)
 - Section 32. "High-Level Device Integration" (DS39719)
 - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ256GB110 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming
- In-Circuit Emulation

26.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location F80000h. A detailed explanation of the various bit functions is provided in Register 26-1 through Register 26-5.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFh) which can only be accessed using table reads and table writes.

26.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ256GB110 FAMILY DEVICES

In PIC24FJ256GB110 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the three words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 26-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note: Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

TABLE 26-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ256GB110 FAMILY DEVICES

Device	Configuration Word Addresses				
Device	1	2	3		
PIC24FJ64GB1	ABFEh	ABFCh	ABFAh		
PIC24FJ128GB1	157FEh	157FC	157FA		
PIC24FJ192GB1	20BFEh	20BFC	20BFA		
PIC24FJ256GB1	2ABFEh	2ABFC	2ABFA		

REGISTER 26-1: CW1: FLASH CONFIGURATION WORD 1

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16

r-x	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	R/PO-1	R/PO-1
r	JTAGEN ⁽¹⁾	GCP	GWRP	DEBUG	r	ICS1	ICS0
bit 15							bit 8

R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN	WINDIS	—	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	PO = Program Once bit	U = Unimplemented bit, read	i as '0'
-n = Value when device is unprogrammed		'1' = Bit is set	'0' = Bit is cleared

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit ⁽¹⁾
	1 = JTAG port is enabled0 = JTAG port is disabled
bit 13	GCP: General Segment Program Memory Code Protection bit 1 = Code protection is disabled
	0 = Code protection is enabled for the entire program memory space
bit 12	GWRP: General Segment Code Flash Write Protection bit
	1 = Writes to program memory are allowed0 = Writes to program memory are disabled
bit 11	DEBUG: Background Debugger Enable bit
	 1 = Device resets into Operational mode 0 = Device resets into Debug mode
bit 10	Reserved: Always maintain as '1'
bit 9-8	ICS1:ICS0: Emulator Pin Placement Select bits
	 11 = Emulator functions are shared with PGEC1/PGED1 10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use
bit 7	FWDTEN: Watchdog Timer Enable bit
	 1 = Watchdog Timer is enabled 0 = Watchdog Timer is disabled
bit 6	WINDIS: Windowed Watchdog Timer Disable bit
	 1 = Standard Watchdog Timer enabled 0 = Windowed Watchdog Timer enabled; FWDTEN must be '1'
bit 5	Unimplemented: Read as '1'
bit 4	FWPSA: WDT Prescaler Ratio Select bit 1 = Prescaler ratio of 1:128 0 = Prescaler ratio of 1:32
Note 1:	The JTAGEN bit can only be modified using In-Circuit Serial Programming™ (ICSP⊺

Note 1: The JTAGEN bit can only be modified using In-Circuit Serial Programming[™] (ICSP[™]). It cannot be modified while programming the device through the JTAG interface.

REGISTER 26-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

bit 3-0 **WDTPS<3:0>:** Watchdog Timer Postscaler Select bits

1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1

Note 1: The JTAGEN bit can only be modified using In-Circuit Serial Programming[™] (ICSP[™]). It cannot be modified while programming the device through the JTAG interface.

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1				
bit 23							bit 16				
R/PO-1 IESO	R/PO-1 PLLDIV2	R/PO-1 PLLDIV1	R/PO-1 PLLDIV0	R/PO-1 PLLDIS	R/PO-1 FNOSC2	R/PO-1 FNOSC1	R/PO-1 FNOSC0				
bit 15	T LLDIV2	TEEDIVI	I LLDIVO	TEEDIO	1100002	TNOODT	bit 8				
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	R/PO-1	R/PO-1				
FCKSM1	FCKSM0	OSCIOFCN	IOL1WAY	DISUVREG	r	POSCMD1	POSCMD0				
bit 7							bit 0				
Legend:		r = Reserved	hit								
R = Readable	e hit	PO = Program		II = I Inimplem	nented bit, read	1 as '∩'					
	hen device is ur	•		'1' = Bit is set		'0' = Bit is clea	ared				
		programmou									
bit 23-16	Unimplemen	ted: Read as '1	,								
bit 15		I External Swite									
		de (Two-Speed									
bit 14-12		de (Two-Speed : USB 96 MHz	1,								
DIC 14-12		tor input divided									
		tor input divided									
	101 = Oscillat	tor input divided	d by 6 (24 MH	z input)							
		tor input divided									
		tor input divided tor input divided									
	001 = Oscillat	tor input divided	d by 2 (8 MHz	input)							
		tor input used c		: input)							
bit 11		3 96 MHz PLL [Disable bit								
	1 = PLL disab	led led (required fo	r all LISB oner	rations)							
bit 10-8		: Initial Oscillat	•	ations							
		C Oscillator wit		FRCDIV)							
	110 = Reserv	red		,							
		ower RC Oscilla									
		dary Oscillator (v Oscillator with		(XTPLL, HSPLL	. ECPLL)						
	010 = Primary	y Oscillator (XT	, HS, EC)	•							
				nd PLL module	(FRCPLL)						
bit 7-6		C Oscillator (FF	-	afe Clock Monite	or Configuratio	n hite					
Dit 7-0											
	01 = Clock sw	 1x = Clock switching and Fail-Safe Clock Monitor are disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled 									
bit 5	OSCIOFCN:	OSCO Pin Con	figuration bit								
		<u>1:0> = 11 or 00</u>									
		KO/RC15 func KO/RC15 func									
		1:0> = 10 or 0:	-								
		as no effect on		/RC15.							

REGISTER 26-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

- bit 4 **IOL1WAY:** IOLOCK One-Way Set Enable bit
 - 1 = The IOLOCK bit (OSCCON<6>)can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select registers cannot be written to a second time.
 - 0 = The IOLOCK bit can be set and cleared as needed, provided the unlock sequence has been completed

bit 3 DISUVREG: Internal USB 3.3V Regulator Disable bit

- 1 = Regulator is disabled
- 0 = Regulator is enabled
- bit 2 Reserved: Always maintain as '1'
- bit 1-0 **POSCMD<1:0>:** Primary Oscillator Configuration bits
 - 11 = Primary Oscillator disabled
 - 10 = HS Oscillator mode selected
 - 01 = XT Oscillator mode selected
 - 00 = EC Oscillator mode selected

REGISTER 26-3: CW3: FLASH CONFIGURATION WORD 3

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1				
_	—	—		—	—	—	—				
bit 23							bit 16				
R/PO-1	R/PO-1	R/PO-1	U-1	U-1	U-1	U-1	U-1				
WPEND	WPCFG										
bit 15	bit 8										
			D/DO 4								
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1				
WPFP7	WPFP6	WPFP5	WPFP4	WPFP3	WPFP2	WPFP1	WPFP0				
bit 7							bit 0				
Legend:]				
R = Readable	e bit	PO = Prograr	n-once bit	U = Unimplem	nented bit, read	l as '0'					
	ien device is un	•		'1' = Bit is set		'0' = Bit is clea	ared				
		programmou									
bit 23-16	23-16 Unimplemented: Read as '1'										
bit 15	•		otection End Pa	age Select bit							
	1 = Protected	l code segmer	nt lower bound	ary is at the bo	ttom of progra	m memory (00	0000h); upper				
			ige specified by								
			it upper bounda ed by WPFP<7	ary is at the las	t page of progr	am memory; lo	ower boundary				
bit 14			5	Protection Select	st hit						
DIL 14		•	•	ry) and Flash C		lorde are not n	rotected				
				ds are code pro		forus are not p	lotected				
bit 13			ection Disable	•							
	•	ed code protec									
	0 = Segmente		ection enabled	; protected se	gment defined	by WPEND,	WPCFG and				
bit 12-8	Unimplement	ted: Read as '	1'								
bit 7-0	WPFP<7:0>:	Protected Cod	e Segment Bo	undary Page bi	ts						
	WPFP<7:0>: Protected Code Segment Boundary Page bits Designates the 512-word program code page that is the boundary of the protected code segment,										
	starting with Page 0 at the bottom of program memory.										
	If WPEND = 1										
			code page is th	e upper bounda	ary of the segn	nent.					
	If WPEND = '(rode nade is th	e lower bounds	ary of the seam	ent					
	First address of designated code page is the lower boundary of the segment.										

REGISTER 26-4: DEVID: DEVICE ID REGISTER

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16
U	U	R	R	R	R	R	R
—	—	FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2
bit 15							bit 8
R	R	R	R	R	R	R	R
FAMID1	FAMID0	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0
·							
Legend: R =	Read-only bit			U = Unimplem	nented bit		

bit 23-14 Unimplemented: Read as '1'

- bit 13-6 **FAMID<7:0>:** Device Family Identifier bits 01000000 = PIC24FJ256GB110 family
- bit 5-0 **DEV<5:0>:** Individual Device Identifier bits 000001 = PIC24FJ64GB106 000011 = PIC24FJ64GB108 000111 = PIC24FJ64GB110 001001 = PIC24FJ128GB106 001011 = PIC24FJ128GB108 001111 = PIC24FJ128GB110 010001 = PIC24FJ192GB106 010011 = PIC24FJ192GB108 010111 = PIC24FJ192GB110 011001 = PIC24FJ256GB106 011011 = PIC24FJ256GB108 011111 = PIC24FJ256GB110

REGISTER 26-5: DEVREV: DEVICE REVISION REGISTER

U	U	U	U	U	U	U	U
	—	—	—	—	_	—	—
bit 23							bit 16
U	U	U	U	U	U	U	R
_	—	—	—	—	—	—	MAJRV2
bit 15							bit 8
R	R	U	U	U	R	R	R
MAJRV1	MAJRV0	—	—	—	DOT2	DOT1	DOT0
bit 7	·	·		•			bit 0
Legend: R =	Read-only bit			U = Unimpler	nented bit		

bit 23-9	Unimplemented: Read as '0'
bit 8-6	MAJRV<2:0>: Major Revision Identifier bits
bit 5-3	Unimplemented: Read as '0'
bit 2-0	DOT<2:0>: Minor Revision Identifier bits

26.2 On-Chip Voltage Regulator

All PIC24FJ256GB110 family devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ256GB110 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the ENVREG pin. Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR capacitor (such as ceramic) must be connected to the VDDCORE/VCAP pin (Figure 26-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor (CEFC) is provided in **Section 29.1 "DC Characteristics"**.

If ENVREG is tied to Vss, the regulator is disabled. In this case, separate power for the core logic, at a nominal 2.5V, must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 26-1 for possible configurations.

26.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION


When it is enabled, the on-chip regulator provides a constant voltage of 2.5V nominal to the digital core logic.

The regulator can provide this level from a VDD of about 2.5V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 2.5V. In order to prevent "brown out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD, with a typical voltage drop of 100 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip regulator includes a simple, Low-Voltage Detect circuit. When VDD drops below full-speed operating voltage, the circuit sets the Low-Voltage Detect Interrupt Flag, LVDIF (IFS4<8>). This can be used to generate an interrupt and put the application into a low-power operational mode, or trigger an orderly shutdown.

Low-Voltage Detection (LVD) is only available when the regulator is enabled.

FIGURE 26-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



26.2.2 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes approximately 10 μ s for it to generate output. During this time, designated as TVREG, code execution is disabled. TVREG is applied every time the device resumes operation after any power-down, including Sleep mode. The length of TVREG is determined by the PMSLP bit (RCON<8>), as described in Section 26.2.5 "Voltage Regulator Standby Mode".

If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64 ms nominal delay at device start-up (POR or BOR only). When waking up from Sleep with the regulator disabled, the PMSLP bit determines the wake-up time. When operating with the regulator disabled, setting PMSLP can decrease the device wake-up time.

26.2.3 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC24FJ256GB110 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain the tracking level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage specifications are provided in the *"PIC24FJ Family Reference Manual"*, **Section 7. "Reset"** (DS39712).

26.2.4 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

Note: For more information, see Section 29.0 "Electrical Characteristics".

26.2.5 VOLTAGE REGULATOR STANDBY MODE

When enabled, the on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator automatically disables itself whenever the device goes into Sleep mode. This feature is controlled by the PMSLP bit (RCON<8>). By default, the bit is cleared, which removes power from the Flash program memory and thus enables Standby mode. When waking up from Standby mode, the regulator must wait for TVREG to expire before wake-up. This extra time is needed to ensure that the regulator can source enough current to power the Flash memory. For applications which require a faster wake-up time, it is possible to disable regulator Standby mode. The PMSLP bit can be set to turn off Standby mode so that the Flash stays powered when in Sleep mode and the device can wake-up without waiting for TVREG. When PMSLP is set, the power consumption while in Sleep mode, will be approximately 40 μ A higher than power consumption when the regulator is allowed to enter Standby mode.

26.3 Watchdog Timer (WDT)

For PIC24FJ256GB110 family devices, the WDT is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS<3:0> Configuration bits (CW1<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

26.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to '0'.

26.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.




FIGURE 26-2: WDT BLOCK DIAGRAM

26.4 Program Verification and Code Protection

PIC24FJ256GB110 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

26.4.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ256GB110 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

26.4.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in PIC24FJ256GB110 family devices can be located by the user anywhere in the program space, and configured in a wide range of sizes.

Code segment protection provides an added level of protection to a designated area of program memory, by disabling the NVM safety interlock whenever a write or erase address falls within a specified range. They do not override General Segment protection controlled by the GCP or GWRP bits. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code segment protection is enabled by programming the WPDIS bit (= 0). The WPFP bits specify the size of the segment to be protected, by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.

The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (= 1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations.

A separate bit, WPCFG, is used to independently protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page regardless of the other bit settings. This may be useful in circumstances where write protection is needed for both a code segment in the bottom of memory, as well as the Flash Configuration Words.

The various options for segment code protection are shown in Table 26-2.

26.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code cement protection setting.

Segment Configuration Bits		tion Bits	Write/Erros Drotestion of Code Segment				
WPDIS	WPEND	WPCFG	Write/Erase Protection of Code Segment				
1	X	x	No additional protection enabled; all program memory protection configured by GCP and GWRP				
0	1	х	Addresses from first address of code page defined by WPFP<7:0> through end of implemented program memory (inclusive) write/erase protected, including Flash Configuration Words				
0	0	1	Address 000000h through last address of code page defined by WPFP<7:0> (inclusive) write/erase protected				
0	0	0	Address 000000h through last address of code page defined by WPFP<7:0> (inclusive) write/erase protected, and the last page is also write/erase protected.				

TABLE 26-2: SEGMENT CODE PROTECTION CONFIGURATION OPTIONS

26.5 JTAG Interface

PIC24FJ256GB110 family devices implement a JTAG interface, which supports boundary scan device testing.

26.6 In-Circuit Serial Programming

PIC24FJ256GB110 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx) and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

26.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS and the PGECx/PGEDx pin pair designated by the ICS Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

NOTES:

27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

27.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

27.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

27.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

27.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

27.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

27.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

27.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

27.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

27.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

27.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

28.0 INSTRUCTION SET SUMMARY

Note:	This chapter is a brief summary of the							
	PIC24F instruction set architecture, and is							
	not intended to be a comprehensive							
	reference source.							

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 28-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016383}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal \in {08388607}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register \in { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers \in {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
-	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
BRA	BRA	GE, Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT, Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE, Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LT, Expr	Branch if Less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Unsigned Less than	1	1 (2)	None
	BRA	· · · · ·	Branch if Negative	1	1 (2)	None
		N, Expr	Branch if Not Carry	1	1 (2)	None
	BRA	NC, Expr	,		. ,	
	BRA	NN, Expr	Branch if Not Negative Branch if Not Overflow	1	1 (2)	None None
	BRA	NOV, Expr			1 (2)	
	BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

TABLE 28-2:	INSTRUCTION SET OVERVIEW

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	СОМ	f	f = f	1	1	N, Z
	СОМ	f,WREG	WREG = f	1	1	N, Z
			Wd = Ws	1	1	N, Z
GD	COM	Ws,Wd f	Compare f with WREG	1	1	,
CP	CP			1	1	C, DC, N, OV, Z
	-	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, Z
CP0	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
	CP0	f	Compare f with 0x0000			C, DC, N, OV, Z
	CP0	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – C)	1	1	C, DC, N, OV, Z
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
DAW	DAW.b	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f - 1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = $f - 1$	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = $f - 2$	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
INC2	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wite S = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	What = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
MOV	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	-	f	Move [Wils+Sill To] to Wild	1	1	
	MOV					N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, 2
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C, DC, N, OV, 2
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, 2
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wado	Pop from Top-of-Stack (TOS) to Wdd	1	2	None
		WILU			1	
-	POP.S	6	Pop Shadow Registers	1		All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns		1		None
	PUSH.D PUSH.S	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS) Push Shadow Registers	1 1	2 1	No No

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

TABLE 28-2:	INSTRUCTION SET OVERVIEW	(CONTINUED)

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected	
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep	
RCALL RCALL EX		Expr	Relative Call	1	2	None	
	RCALL Wn		Computed Call	1	2	None	
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None	
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None	
RESET	RESET		Software Device Reset	1	1	None	
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None	
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None	
RETURN	RETURN		Return from Subroutine	1	3 (2)	None	
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z	
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z	
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z	
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z	
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z	
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z	
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z	
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z	
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z	
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z	
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z	
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z	
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z	
SETM	SETM	f	f = FFFFh	1	1	None	
02111	SETM	WREG	WREG = FFFFh	1	1	None	
	SETM	Ws	Ws = FFFFh	1	1	None	
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z	
02	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z	
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z	
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z	
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by WhS	1	1	N, Z	
SUB	SUB	f	f = f - WREG	1	1	C, DC, N, OV, 2	
505	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, 2	
	SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C, DC, N, OV, 2	
	SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C, DC, N, OV, 2	
	SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C, DC, N, OV, Z	
			$f = f - WREG - (\overline{C})$				
SUBB	SUBB	f		1	1	C, DC, N, OV, 2	
	SUBB	f,WREG	WREG = $f - WREG - (C)$	1	1	C, DC, N, OV, 2	
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, 2	
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, 2	
	SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C, DC, N, OV, 2	
SUBR	SUBR	f	f = WREG – f	1	1	C, DC, N, OV, 2	
	SUBR	f,WREG	WREG = WREG – f	1	1	C, DC, N, OV, 2	
	SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C, DC, N, OV, 2	
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C, DC, N, OV, 2	
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, 2	
	SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C, DC, N, OV, 2	
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C, DC, N, OV, 2	
			Wd = Ws = Wb = (C) Wd = lit5 - Wb - (C)		1		
GHAD	SUBBR	Wb,#lit5,Wd		1		C, DC, N, OV, Z	
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None	

Assembly Mnemonic	Assembly Syntay		Description	# of Words	# of Cycles	Status Flags Affected
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

29.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ256GB110 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ256GB110 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	
Storage temperature	
Voltage on VDD with respect to Vss	
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to +6.0V
Voltage on VDDCORE with respect to Vss	-0.3V to +3.0V
Maximum current out of Vss pin	
Maximum current into VDD pin (Note 1)	
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 1)	200 mA
Note 1: Maximum allowable current is a function of device maximum power dissipation	(see Table 29-1).

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

29.1 DC Characteristics

FIGURE 29-1: PIC24FJ256GB110 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)




TABLE 29-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
PIC24FJ256GB110 Family:					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $PI/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O			W
Maximum Allowed Power Dissipation	Pdmax	(Tj – Ta)/θja			W

TABLE 29-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 14x14x1 mm TQFP	θJA	50.0		°C/W	(Note 1)
Package Thermal Resistance, 12x12x1 mm TQFP	θJA	69.4	—	°C/W	(Note 1)
Package Thermal Resistance, 10x10x1 mm TQFP	θJA	76.6	—	°C/W	(Note 1)
Package Thermal Resistance, 9x9x0.9 mm QFN	θJA	28.0	_	°C/W	(Note 1)

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

DC CH	ARACTER	ISTICS	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stateOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
Operati	ing Voltage	9					
DC10	Supply Vo	oltage					
	Vdd		2.2	_	3.6	V	Regulator enabled
	Vdd		VDDCORE	_	3.6	V	Regulator disabled
	VDDCORE		2.0	—	2.75	V	Regulator disabled
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.5	_	—	V	
DC16	VPOR	VDD Start Voltage To Ensure Internal Power-on Reset Signal	Vss	_	—	V	
DC17	SVDD	Vod Rise Rate to Ensure Internal Power-on Reset Signal	0.05	_	—	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms
DC18	VBOR	BOR Voltage on VDD Transition. High-to-Low	_	2.05	—	V	Voltage regulator enabled

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 29-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No. Typical ⁽¹⁾ Max			Units Conditions					
Operating Cur	rent (IDD) ⁽²⁾							
DC20	0.83	1.2	mA	-40°C				
DC20a	0.83	1.2	mA	+25°C	2.0∨ ⁽³⁾			
DC20b	0.83	1.2	mA	+85°C				
DC20d	1.1	1.7	mA	-40°C		1 MIPS		
DC20e	1.1	1.7	mA	+25°C	3.3∨ ⁽⁴⁾			
DC20f	1.1	1.7	mA	+85°C				
DC23	3.3	4.5	mA	-40°C				
DC23a	3.3	4.5	mA	+25°C	2.0∨ ⁽³⁾			
DC23b	3.3	4.5	mA	+85°C				
DC23d	4.3	6	mA	-40°C		4 MIPS		
DC23e	4.3	6	mA	+25°C	3.3∨ ⁽⁴⁾			
DC23f	4.3	6	mA	+85°C				
DC24	18.2	24	mA	-40°C				
DC24a	18.2	24	mA	+25°C	2.5∨ ⁽³⁾			
DC24b	18.2	24	mA	+85°C				
DC24d	18.2	24	mA	-40°C		- 16 MIPS		
DC24e	18.2	24	mA	+25°C	3.3∨ ⁽⁴⁾			
DC24f	18.2	24	mA	+85°C				
DC31	15.0	54	μA	-40°C				
DC31a	15.0	54	μA	+25°C	2.0V ⁽³⁾			
DC31b	20.0	69	μA	+85°C				
DC31d	57.0	96	μA	-40°C		LPRC (31 kHz)		
DC31e	57.0	96	μA	+25°C	3.3∨ ⁽⁴⁾			
DC31f	95.0	145	μA	+85°C				

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

- 3: On-chip voltage regulator disabled (ENVREG tied to Vss).
- 4: On-chip voltage regulator enabled (ENVREG tied to VDD). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Parameter No. Typical ⁽¹⁾ Max			Units		Conditions		
Idle Current (
DC40	220	310	μA	-40°C			
DC40a	220	310	μA	+25°C	2.0∨ ⁽³⁾		
DC40b	220	310	μA	+85°C		1 MIPS	
DC40d	300	390	μA	-40°C			
DC40e	300	390	μA	+25°C	3.3∨ ⁽⁴⁾		
DC40f	300	420	μA	+85°C			
DC43	0.85	1.1	mA	-40°C			
DC43a	0.85	1.1	mA	+25°C	2.0∨ ⁽³⁾		
DC43b	0.87	1.2	mA	+85°C			
DC43d	1.1	1.4	mA	-40°C		- 4 MIPS	
DC43e	1.1	1.4	mA	+25°C	3.3∨ ⁽⁴⁾		
DC43f	1.1	1.4	mA	+85°C			
DC47	4.4	5.6	mA	-40°C			
DC47a	4.4	5.6	mA	+25°C	2.5∨ ⁽³⁾		
DC47b	4.4	5.6	mA	+85°C			
DC47c	4.4	5.6	mA	-40°C		- 16 MIPS	
DC47d	4.4	5.6	mA	+25°C	3.3∨ ⁽⁴⁾		
DC47e	4.4	5.6	mA	+85°C			
DC50	1.1	1.4	mA	-40°C			
DC50a	1.1	1.4	mA	+25°C	2.0∨ ⁽³⁾		
DC50b	1.1	1.4	mA	+85°C]		
DC50d	1.4	1.8	mA	-40°C		FRC (4 MIPS)	
DC50e	1.4	1.8	mA	+25°C	3.3∨ ⁽⁴⁾		
DC50f	1.4	1.8	mA	+85°C	1		
DC51	4.3	13	μA	-40°C			
DC51a	4.5	13	μA	+25°C	2.0∨ ⁽³⁾		
DC51b	10	32	μA	+85°C	1		
DC51d	44	77	μA	-40°C		– LPRC (31 kHz)	
DC51e	44	77	μA	+25°C	3.3∨ ⁽⁴⁾		
DC51f	70	132	μA	+85°C	1		

TABLE 29-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with the core off, OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

TABLE 29-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS					V to 3.6V (unless otherwise stated) 5 +85°C for Industrial			
Parameter No.	Typical ⁽¹⁾	Мах	Units Conditions						
Power-Down	Current (IPD) ^{(;}	2)	•						
DC60	0.1	1	μA	-40°C					
DC60a	0.15	1	μΑ	+25°C	2.0∨ ⁽³⁾				
DC60m	2.25	11	μA	+60°C	2.00(0)				
DC60b	3.7	18	μΑ	+85°C					
DC60c	0.2	1.4	μΑ	-40°C		7			
DC60d	0.25	1.4	μΑ	+25°C	2.5∨ ⁽³⁾	Base Power-Down Current ⁽⁵⁾			
DC60n	2.6	16.5	μΑ	+60°C	2.50(0)	Base Power-Down Current			
DC60e	4.2	27	μΑ	+85°C		-			
DC60f	3.6	10	μA	-40°C					
DC60g	4.0	10	μΑ	+25°C	3.3∨ ⁽⁴⁾				
DC60p	8.1	25.2	μΑ	+60°C	3.300				
DC60h	11.0	36	μΑ	+85°C					
DC61	1.75	3	μA	-40°C					
DC61a	1.75	3	μA	+25°C	2.0V ⁽³⁾				
DC61m	1.75	3	μA	+60°C	2.000				
DC61b	1.75	3	μA	+85°C					
DC61c	2.4	4	μA	-40°C					
DC61d	2.4	4	μA	+25°C	2.5V ⁽³⁾	Watchdog Timer Current: ∆lwDT ⁽⁵⁾			
DC61n	2.4	4	μA	+60°C	2.50.7				
DC61e	2.4	4	μA	+85°C]				
DC61f	2.8	5	μA	-40°C					
DC61g	2.8	5	μA	+25°C	3.3∨ ⁽⁴⁾				
DC61p	2.8	5	μA	+60°C	3.30				
DC61b	2.8	5	μΑ	+85°C					

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off, PMSLP bit is clear, and the Peripheral Module Disable (PMD) bits for all unused peripherals are set.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions						
Power-Down	Current (IPD) ⁽²	2)		•						
DC62	2.5	7	μA	-40°C						
DC62a	2.5	7	μΑ	+25°C	2.0∨ ⁽³⁾					
DC62m	3.0	7	μA	+60°C	2.00(0)	RTCC + Timer1 w/32 kHz Crystal:				
DC62b	3.0	7	μΑ	+85°C						
DC62c	2.8	7	μA	-40°C						
DC62d	3.0	7	μA	+25°C	2.5∨ ⁽³⁾					
DC62n	3.0	7	μΑ	+60°C	2.50(*)	ΔRTCC + ΔΙτι32 ⁽⁵⁾				
DC62e	3.0	7	μA	+85°C						
DC62f	3.5	10	μA	-40°C						
DC62g	3.5	10	μΑ	+25°C	3.3∨(4)					
DC62p	4.0	10	μA	+60°C	3.30.9					
DC62h	4.0	10	μΑ	+85°C	1					

TABLE 29-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off, PMSLP bit is clear, and the Peripheral Module Disable (PMD) bits for all unused peripherals are set.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CH	ARACT	ERISTICS	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)							
			Operating temp	erature	-40°C ≤ 1	Ā ≤ +85°	C for Industrial			
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
	VIL	Input Low Voltage ⁽⁴⁾								
DI10		I/O Pins with ST Buffer	Vss	Vss —		V				
DI11		I/O Pins with TTL Buffer	Vss	_	0.15 VDD	V				
DI15		MCLR	Vss		0.2 VDD	V				
DI16		OSC1 (XT mode)	Vss	_	0.2 VDD	V				
DI17		OSC1 (HS mode)	Vss	_	0.2 VDD	V				
DI18		I/O Pins with I ² C™ Buffer:	Vss		0.3 VDD	V				
DI19		I/O Pins with SMBus Buffer:	Vss	_	0.8	V	SMBus enabled			
	VIH	Input High Voltage ⁽⁴⁾								
DI20		I/O Pins with ST Buffer: with Analog Functions, Digital Only	0.8 Vdd 0.8 Vdd	_	VDD 5.5	V V				
DI21		I/O Pins with TTL Buffer: with Analog Functions, Digital Only	0.25 Vdd + 0.8 0.25 Vdd + 0.8	_	VDD 5.5	V V				
DI25		MCLR	0.8 VDD	_	Vdd	V				
DI26		OSC1 (XT mode)	0.7 Vdd	_	Vdd	V				
DI27		OSC1 (HS mode)	0.7 Vdd	_	Vdd	V				
DI28 DI29		 I/O Pins with I²C Buffer: with Analog Functions, Digital Only I/O Pins with SMBus Buffer: 	0.7 Vdd 0.7 Vdd	_	VDD 5.5	V V	2.5V ≤ VPIN ≤ VDD			
0125		with Analog Functions, Digital Only	2.1 2.1		VDD 5.5	V V				
DI30	ICNPU	CNxx Pull-up Current	50	250	400	μA	VDD = 3.3V, VPIN = VSS			
DI30A	ICNPD	CNxx Pull-Down Current	_	80	—	μA	VDD = 3.3V, VPIN = VDD			
	lı∟	Input Leakage Current ^(2,3)								
DI50		I/O Ports	—	_	<u>+</u> 1	μΑ	VSS \leq VPIN \leq VDD, Pin at high-impedance			
DI51		Analog Input Pins	—	—	<u>+</u> 1	μA	Vss \leq VPIN \leq VDD, Pin at high-impedance			
DI52		USB Differential Pins (D+, D-)	_	—	<u>+</u> 1	μA	$V \text{USB} \geq V \text{DD}$			
DI55		MCLR	_	_	<u>+</u> 1	μA	$VSS \leq VPIN \leq VDD$			
DI56		OSC1	—	_	<u>+</u> 1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and } H{\sf S} \text{ modes} \end{split}$			

TABLE 29-7: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-4 for I/O pins buffer types.

DC CHA	RACTE	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
	Vol	Output Low Voltage							
DO10		I/O Ports	_	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V		
			—	—	0.4	V	IOL = 6.0 mA, VDD = 2.0V		
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V		
			_	—	0.4	V	IOL = 6.0 mA, VDD = 2.0V		
	Vон	Output High Voltage							
DO20		I/O Ports	3.0	—	—	V	IOH = -3.0 mA, VDD = 3.6V		
			2.4	—		V	IOH = -6.0 mA, VDD = 3.6V		
			1.65	—		V	IOH = -1.0 mA, VDD = 2.0V		
			1.4	—	—	V	IOH = -3.0 mA, VDD = 2.0V		
DO26		OSC2/CLKO	2.4	—	—	V	IOH = -6.0 mA, VDD = 3.6V		
			1.4	—	—	V	IOH = -3.0 mA, VDD = 2.0V		

TABLE 29-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 29-9: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max			Units	Conditions	
D130	Eр	Cell Endurance	10000			E/W	-40°C to +85°C	
D131	Vpr	VDD for Read	Vmin	_	3.6	V	VMIN = Minimum operating voltage	
	VPEW	Supply Voltage for Self-Timed Writes						
D132A		VDDCORE	2.25	—	3.6	V		
D132B		Vdd	2.35	—	3.6	V		
D133A	Tiw	Self-Timed Write Cycle Time	—	3	_	ms		
D133B	TIE	Self-Timed Page Erase Time	40	_	_	ms		
D134	TRETD	Characteristic Retention	20			Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	_	7	_	mA		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 29-10: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operati	Operating Conditions: -40°C < TA < +125°C (unless otherwise stated)									
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments			
	Vrgout	Regulator Output Voltage	_	2.5	_	V				
	Vbg	Internal Band Gap Reference	_	1.2	_	V				
	CEFC	External Filter Capacitor Value	4.7	10		μF	Series resistance < 3 Ohm recommended; < 5 Ohm required.			
	TVREG	Regulator Start-up Time								
			—	10	—	μS	PMSLP = 1, or any POR or BOR			
			_	190	_	μS	Wake for sleep when PMSLP = 0			
	Твg	Band Gap Reference Start-up Time		_	1	ms				

29.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ256GB110 family AC characteristics and timing parameters.

TABLE 29-11: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial
	Operating voltage VDD range as described in Section 29.1 "DC Characteristics".

FIGURE 29-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 29-12: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO pin	_	—	15		In XT and HS modes when external clock is used to drive OSCI.
DO56	Сю	All I/O pins and OSCO	—	—	50	pF	EC mode.
DO58	Св	SCLx, SDAx		—	400	pF	In I ² C™ mode.

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.






TABLE 29-13: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH	ARACT	ERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 4		32 48	MHz MHz	EC ECPLL	
		Oscillator Frequency	3 4 10 12 31	 	10 8 32 32 33	MHz MHz MHz MHz kHz	XT XTPLL HS HSPLL SOSC	
OS20	Tosc	Tosc = 1/Fosc	-	—	—	—	See parameter OS10 for Fosc value	
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5		DC	ns		
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	_	_	ns	EC	
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	-	—	20	ns	EC	
OS40	TckR	CLKO Rise Time ⁽³⁾	—	6	10	ns		
OS41	TckF	CLKO Fall Time ⁽³⁾	—	6	10	ns		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

AC CHA	ARACTE	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
OS50	Fplli	PLL Input Frequency Range ⁽²⁾	4	—	32	MHz	ECPLL, HSPLL, XTPLL modes	
OS51	Fsys	PLL Output Frequency Range	95.76	—	96.24	MHz		
OS52	TLOCK	PLL Start-up Time (Lock Time)	-	—	200	μS		
OS53	DCLK	CLKO Stability (Jitter)	-0.25	_	0.25	%		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 29-15: INTERNAL RC OSCILLATOR SPECIFICATIONS


AC CH	ARACTE	ERISTICS		Operating (temperatur		onditions: 2.0V to 3.6V (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
Param No.	Sym	Characteristic	Min Typ Max Units Conditions						
	TFRC	FRC Start-up Time	—	15	_	μS			
	TLPRC	LPRC Start-up Time		40	_	μS			

TABLE 29-16: INTERNAL RC OSCILLATOR ACCURACY

AC CHAF	ACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Characteristic	Min Typ Max Units				Conditions	
F20	FRC Accuracy@ 8 MHz ⁽¹⁾	-2		2	%	+25°C, $3.0V \le VDD \le 3.6V$	
		-5	_	5	%	$\begin{array}{l} -40^{\circ}C \leq TA \leq +85^{\circ}C, \\ 3.0V \leq VDD \leq 3.6V \end{array}$	
F21	LPRC Accuracy @ 31 kHz ⁽²⁾	-20	_	20	%	$\begin{array}{l} -40^{\circ}C \leq TA \leq +85^{\circ}C, \\ 3.0V \leq VDD \leq 3.6V \end{array}$	

Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.

2: Change of LPRC frequency as VDD changes.






TABLE 29-17: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
DO31	TIOR	Port Output Rise Time	—	10	25	ns	
DO32	TIOF	Port Output Fall Time	_	10	25	ns	
DI35	Tinp	INTx pin High or Low Time (output)	20	—	—	ns	
DI40	Trbp	CNx High or Low Time (input)	2	—	—	Тсү	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

AC CHA	ARACTERI	STICS	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Device \$	Supply				
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.0	_	Lesser of VDD + 0.3 or 3.6	V		
AD02	AVss	Module Vss Supply	Vss - 0.3	_	Vss + 0.3	V		
			Reference	e Inputs			·	
AD05	VREFH	Reference Voltage High	AVss + 1.7		AVDD	V		
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 1.7	V		
AD07	VREF	Absolute Reference Voltage	AVss – 0.3		AVDD + 0.3	V		
			Analog	Input			•	
AD10	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	(Note 2)	
AD11	VIN	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V		
AD12	VINL	Absolute Vın∟ Input Voltage	AVss – 0.3		AVDD/2	V		
AD13	—	Leakage Current	_	±0.00 1	±0.610	μA	$V_{INL} = AV_{SS} = V_{REFL} = 0V,$ $AV_{DD} = V_{REFH} = 3V,$ Source Impedance = 2.5 k\Omega	
AD17	Rin	Recommended Impedance of Analog Voltage Source	_		2.5K	Ω	10-bit	
			ADC Ac	curacy			•	
AD20b	Nr	Resolution	—	10	—	bits		
AD21b	INL	Integral Nonlinearity	_	±1	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD22b	DNL	Differential Nonlinearity	—	±0.5	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD23b	Gerr	Gain Error	—	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD24b	EOFF	Offset Error	—	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD25b	—	Monotonicity ⁽¹⁾	—	_	_	_	Guaranteed	

TABLE 29-18: ADC MODULE SPECIFICATIONS

Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

2: Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.


AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Symbol Characteristic Min. Typ Max. Units Conditi					
		Cloc	k Parame	ters			
AD50	Tad	ADC Clock Period	75	—	—	ns	Tcy = 75 ns, AD1CON3 in default state
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns	
		Con	version R	ate			
AD55	tCONV	Conversion Time	_	12	_	TAD	
AD56	FCNV	Throughput Rate	—		500	ksps	AVDD > 2.7V
AD57	tSAMP	Sample Time	—	1	—	TAD	
		Cloc	k Parame	ters			
AD61	tpss	Sample Start Delay from setting Sample bit (SAMP)	2		3	Tad	

TABLE 29-19: ADC CONVERSION TIMING REQUIREMENTS⁽¹⁾

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

30.0 PACKAGING INFORMATION

30.1 Package Marking Information



Legenc	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.







100-Lead TQFP (14x14x1 mm)






Legenc	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

30.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

β

11°


12°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

13°

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIN		
Dimension Limits		MIN	NOM	MAX
Contact Pitch E			0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		64		
Pitch	е		0.50 BSC	_	
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	9.00 BSC			
Exposed Pad Width	E2	7.05	7.15	7.50	
Overall Length	D	9.00 BSC			
Exposed Pad Length	D2	7.05	7.15	7.50	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	


Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length





	MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E 0.50 BSC			
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N	80		
Lead Pitch	е		0.50 BSC	
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		14.00 BSC	
Overall Length	D		14.00 BSC	
Molded Package Width	E1	12.00 BSC		
Molded Package Length	D1	12.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.


3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch E			0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch E			0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM		
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		0.50 BSC		
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

APPENDIX A: REVISION HISTORY

Revision A (October 2007)

Original data sheet for the PIC24FJ256GB110 family of devices.

Revision B (March 2008)

Changes to **Section 29.0 "Electrical Characteristics"** and minor edits to text throughout document.

Revision C (December 2009)

Updates all Pin Diagrams to reflect the correct order of priority for multiplexed peripherals.

Adds packaging information for the new 64-pin QFN package to **Section 30.0** "**Packaging Information**" and the Product Information System.

Updates **Section 5.0 "Flash Program Memory"** with revised code examples in assembler, and new code examples in C.

Updates **Section 6.2** "Device Reset Times" with revised information, particularly Table 6-3.

Adds the INTTREG register to Section 4.0 "Memory Organization" and Section 7.0 "Interrupt Controller".

Makes several additions and changes to **Section 10.0** "I/O Ports", including:

- revision of Section 10.4.2.1 "Peripheral Pin Select Function Priority"
- revisions to Table 10-3, "Selectable Output Sources"

Makes several changes and additions to Section 18.0 "Universal Serial Bus with On-The-Go Support (USB OTG)", including:

- changes the name of the bit U1CON<x> from RESET to USBRST
- replaces the former Section 18.3 with Section 18.1 "Hardware Configuration", including an expanded discussion of how to interface the microcontroller to application in different USB modes

Updates Section 21.0 "Programmable Cyclic Redundancy Check (CRC) Generator" with new illustrations, and a revised Section 21.1 "User Interface".

Updates Section 22.0 "10-Bit High-Speed A/D Converter" by changing all references to AD1CHS0, to AD1CHS (as well as other locations in the document). Also revises bit field descriptions in registers, AD1CON3 (bits 7:0) and AD1CHS (bits 12:8).

Makes minor text edits to bit descriptions in Section 23.0 "Triple Comparator Module" (Register 23-1) and Section 25.0 "Charge Time Measurement Unit (CTMU)" (Register 25-1). Updates **Section 26.0** "**Special Features**" with revised text on the operation of the regulator during POR and Standby mode.

Updates **Section 26.5 "JTAG Interface"** to remove references to programming via the interface.

Makes multiple additions and changes to Section 29.0 "Electrical Characteristics", including:

- Addition of IPD specifications for operation at 60°C
- New DC characteristics of VBOR, VBG, TBG and ICNPD
- Addition of new VPEW specification for VDDCORE
- New AC characteristics for internal oscillator start-up time (TLPRC)
- Combination of all Internal RC accuracy information into a single table

Makes other minor typographic corrections throughout the text.

PIC24FJ256GB110 FAMILY

NOTES:

INDEX

4	
	4

A/D Converter	
Analog Input Model	
Transfer Function	
AC Characteristics	
ADC Conversion Timing	326
CLKO and I/O Timing	324
Alternate Interrupt Vector Table (AIVT)	77
Assembler	
MPASM Assembler	300

В

Block Diagrams	
10-Bit High-Speed A/D Converter	268
16-Bit Asynchronous Timer3 and Timer5	
16-Bit Synchronous Timer2 and Timer4	165
16-Bit Timer1 Module	161
32-Bit Timer2/3 and Timer4/5	
Accessing Program Space Using Table	
Operations	61
Addressable PMP Example	248
Addressing for Table Registers	63
BDT Mapping for Endpoint Buffering Modes	
CALL Stack Frame	59
Comparator Voltage Reference	281
CPU Programmer's Model	35
CRC Module	263
CRC Shift Engine	264
CTMU Connections and Internal Configuration	
for Capacitance Measurement	283
CTMU Typical Connections and Internal	
Configuration for Pulse Delay Generation	284
CTMU Typical Connections and Internal	
Configuration for Time Measurement	284
Data Access From Program Space Address	
Generation	
I ² C Module	
Individual Comparator Configurations	
Input Capture	
LCD Control	
Legacy PMP Example	248
On-Chip Regulator Connections	
Output Compare (16-Bit Mode)	174
Output Compare (Double-Buffered	
16-Bit PWM Mode)	176
PCI24FJ256GB110 Family (General)	
PIC24F CPU Core	34
PMP 8-Bit Multiplexed Address and	050
Data Application	250
PMP EEPROM (8-Bit Data)	
PMP Master Mode, Demultiplexed Addressing	240
PMP Master Mode, Fully Multiplexed	240
Addressing PMP Master Mode, Partially Multiplexed	249
Addressing	240
PMP Module Overview	
PMP Multiplexed Addressing PMP Parallel EEPROM (16-Bit Data)	
PMP Partially Multiplexed Addressing	
PSV Operation Reset System	
RTCC	
Shared I/O Port Structure	
	100

SPI Master, Frame Master Connection	189
SPI Master, Frame Slave Connection	189
SPI Master/Slave Connection	
(Enhanced Buffer Modes)	188
SPI Master/Slave Connection (Standard Mode)	188
SPI Slave, Frame Master Connection	189
SPI Slave, Frame Slave Connection	189
SPIx Module (Enhanced Mode)	
SPIx Module (Standard Mode)	182
System Clock Diagram	121
Triple Comparator Module	277
UART (Simplified)	199
USB OTG	
Device Mode Power Modes	209
USB OTG Interrupt Funnel	216
USB OTG Module	208
USB PLL	
Watchdog Timer (WDT)	295

С

C Compilers	
MPLAB C18	300
Charge Time Measurement Unit. See CTMU.	
Code Examples	
Basic Clock Switching Example	127
Configuring UART1 Input and Output	
Functions (PPS)	
Erasing a Program Memory Block, 'C'	67
Erasing a Program Memory Block, Assembly	66
Initiating a Programming Sequence, 'C'	68
Initiating a Programming Sequence, Assembly	68
Loading the Write Buffers, 'C'	68
Loading the Write Buffers, Assembly	
Port Write/Read	134
PWRSAV Instruction Syntax	131
Single-Word Flash Programming, 'C'	69
Single-Word Flash Programming, Assembly	
Code Protection	295
Code Segment Protection	295
Configuration Options	296
Configuration Protection	296
Configuration Bits	287
Core Features	11
CPU	
Arithmetic Logic Unit (ALU)	37
Control Registers	36
Core Registers	35
Programmer's Model	33
CRC	
Setup Example	263
User Interface	264
CTMU	
Measuring Capacitance	283
Measuring Time	284
Pulse Delay and Generation	284
Customer Change Notification Service	348
Customer Notification Service	
Customer Support	

D

Data Memory	
Address Space	41
Memory Map	41
Near Data Space	
SFR Space	
Software Stack	59
Space Organization	
DC Characteristics	
I/O Pin Input Specifications	318
I/O Pin Output Specifications	319
Idle Current	315
Operating Current	314
Power-Down Current	316
Program Memory Specifications	319
Development Support	299
Device Features (Summary)	
100-Pin	15
64-Pin	
80-Pin	14
Doze Mode	132

Е

Electrical Characteristics	
A/D Specifications	325
Absolute Maximum Ratings	311
External Clock	322
Internal Voltage Regulator Specifications	320
Load Conditions and Requirements for	
Specifications	321
PLL Clock Specifications	323
Temperature and Voltage Specifications	313
Thermal Conditions	312
V/F Graph	312
ENVREG Pin	293
Equations	
A/D Conversion Clock Period	274
Baud Rate Reload Calculation	193
Calculating the PWM Period	176
Calculation for Maximum PWM Resolution	177
Estimating USB Transceiver Current	
Consumption	211
Relationship Between Device and SPI	
Clock Speed	190
RTCC Calibration	260
UART Baud Rate with BRGH = 0	200
UART Baud Rate with BRGH = 1	200
Errata	9

F

40, 287–291
63
63
64
64
66
64
69

I

I/O Ports	
Analog Port Pins Configuration	134
Input Change Notification	135
Open-Drain Configuration	
Parallel (PIO)	

Peripheral Pin Select	135
Pull-ups and Pull-downs	135
I ² C	
Clock Rates	
Reserved Addresses	
Setting Baud Rate as Bus Master	
Slave Address Masking	193
Input Capture	
32-Bit Mode	
Capture Operations	
Synchronous and Trigger Modes	
Input Capture with Dedicated Timers	169
Instruction Set	~~-
Overview	
Summary	
Inter-Integrated Circuit. See I ² C.	
Internet Address	
Interrupt Vector Table (IVT)	
Interrupts	
and Reset Sequence	
Control and Status Registers	
Implemented Vectors	
Setup and Service Procedures	
Trap Vectors	
Vector Table	
IrDA Support	
J	
JTAG Interface	297
Μ	
Microchip Internet Web Site	348
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB Integrated Development Environment	
Software	299
MPLAB PM3 Device Programmer	
MPLAB REAL ICE In-Circuit Emulator System	301
MPLINK Object Linker/MPLIB Object Librarian	
N	
Near Data Space	
-	
0	
Oscillator Configuration	
Clock Selection	122

Coolinator Corrigulation	
Clock Selection	122
Clock Switching	126
Sequence	127
CPU Clocking Scheme	122
Initial Configuration on POR	122
USB Operation	128
Special Considerations	129
Output Compare	
32-Bit Mode	173
Synchronous and Trigger Modes	173
Output Compare with Dedicated Timers	173
Р	
Packaging	327
Details	
Marking	
Parallel Master Port. See PMP	
Peripheral Enable Bits	132

PIC24FJ256GB110 FAMILY

Peripheral Pin Select (PPS)
Available Peripherals and Pins136
Configuration Control 139
Considerations for Use140
Input Mapping136
Mapping Exceptions
Output Mapping
Peripheral Priority
Registers141–159
Pinout Descriptions
PMSLP Bit
and Wake-up Time
POR
and On-Chip Voltage Regulator
Power-Saving Features
Clock Frequency and Clock Switching
Instruction-Based Modes
Idle
Sleep
Power-up Requirements
Product Identification System
Program Memory
Access Using Table Instructions
Address Construction
Address Space
Flash Configuration Words
Memory Maps
Organization
Program Space Visibility
Program Space Visibility (PSV)
Pulse-Width Modulation (PWM) Mode
Pulse-Width Modulation, See PWM.
PWM
Duty Cycle and Period

R

Reader Response	
Reference Clock Output	129
Register Maps	
A/D Converter	53
Comparators	56
CPU Core	
CRC	56
CTMU	53
I ² C	
ICN	
Input Capture	47
Interrupt Controller	45
NVM	58
Output Compare	
Pad Configuration	52
Parallel Master/Slave Port	55
Peripheral Pin Select	57
PMD	58
PORTA	51
PORTB	51
PORTC	51
PORTD	51
PORTE	52
PORTF	52
PORTG	52
RTCC	
SPI	50
System	
Timers	
UART	
USB OTG	54

Registers	
AD1CHS (A/D Input Select)	
AD1CON1 (A/D Control 1)	
AD1CON2 (A/D Control 2)	
AD1CON3 (A/D Control 3)	
AD1CSSL (A/D Input Scan Select, Low)	
AD1PCFGH (A/D Port Configuration, High)	
AD1PCFGL (A/D Port Configuration, Low)	
ALCFGRPT (Alarm Configuration)	
ALMINSEC (Alarm Minutes and Seconds Value)	
ALMTHDY (Alarm Month and Day Value)	
ALWDHR (Alarm Weekday and Hours Value)	259
BDnSTAT Prototype (Buffer Descriptor n	
Status, CPU Mode)	215
BDnSTAT Prototype (Buffer Descriptor n	
Status, USB Mode)	214
CLKDIV (Clock Divider)	
CMSTAT (Comparator Status)	280
CMxCON (Comparator x Control)	
CORCON (CPU Control)	
CORCON (CPU Core Control)	
CRCCON (CRC Control)	265
CRCXOR (CRC XOR Polynomial)	266
CTMUCON (CTMU Control)	285
CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage	
Reference Control)	282
CW1 (Flash Configuration Word 1)	
CW2 (Flash Configuration Word 2)	
CW3 (Flash Configuration Word 3)	
DEVID (Device ID)	
DEVREV (Device Revision)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	
ICxCON1 (Input Capture x Control 1)	
ICxCON2 (Input Capture x Control 2)	
IEC0 (Interrupt Enable Control 0)	
IEC1 (Interrupt Enable Control 1)	
IEC2 (Interrupt Enable Control 2)	
IEC3 (Interrupt Enable Control 3)	
IEC4 (Interrupt Enable Control 4)	
IEC5 (Interrupt Enable Control 5)	
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
IFS5 (Interrupt Flag Status 5)	
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
INTTREG (Interrupt Control and Status)	
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	
IPC10 (Interrupt Priority Control 10)	
· · · ·	
IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12)	100
· · · ·	
	109
IPC13 (Interrupt Priority Control 13)	109 110
IPC15 (Interrupt Priority Control 15)	109 110 111
IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16)	109 110 111 112
IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18)	109 110 111 112 113
IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19)	109 110 111 112 113 113
IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19) IPC2 (Interrupt Priority Control 2)	109 110 111 112 113 113 99
IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19) IPC2 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 20)	109 110 111 112 113 113 99 114
IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19) IPC2 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 20) IPC21 (Interrupt Priority Control 21)	109 110 111 112 113 113 99 114 115
IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19) IPC2 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 20)	109 110 111 112 113 113 99 114 115 116

IPC3 (Interrupt Priority Control 3)	100
IPC4 (Interrupt Priority Control 4)	101
IPC5 (Interrupt Priority Control 5)	
IPC6 (Interrupt Priority Control 6)	103
IPC7 (Interrupt Priority Control 7)	104
IPC8 (Interrupt Priority Control 8)	
IPC9 (Interrupt Priority Control 9)	106
MINSEC (RTCC Minutes and Seconds Value)	
MTHDY (RTCC Month and Day Value)	
NVMCON (Flash Memory Control)	
OCxCON1 (Output Compare x Control 1)	
OCxCON2 (Output Compare x Control 2)	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tune)	
PADCFG1 (Pad Configuration Control)	
PADCFG1 (Pad Configuration)	
PMADDR (PMP Address)	
PMAEN (PMP Enable)	
PMCON (PMP Control)	
PMMODE (Parallel Port Mode)	
PMSTAT (PMP Status)	246
RCFGCAL (RTCC Calibration	
and Configuration)	
RCON (Reset Control)	
REFOCON (Reference Oscillator Control)	130
RPINR0 (PPS Input 0)	141
RPINR1 (PPS Input 1)	
RPINR10 (PPS Input 10)	
RPINR11 (PPS Input 11)	
RPINR15 (PPS Input 15)	
RPINR17 (PPS Input 17)	
RPINR18 (PPS Input 18)	
RPINR19 (PPS Input 19)	
RPINR2 (PPS Input 2)	
RPINR20 (PPS Input 20)	
RPINR21 (PPS Input 21)	
RPINR22 (PPS Input 22)	
RPINR23 (PPS Input 23)	
RPINR27 (PPS Input 27)	
RPINR28 (PPS Input 28)	
RPINR29 (PPS Input 29)	
RPINR3 (PPS Input 3)	
RPINR7 (PPS Input 7)	
RPINR8 (PPS Input 8)	
RPINR9 (PPS Input 9)	
RPOR0 (PPS Output 0)	
RPOR1 (PPS Output 1)	152
RPOR10 (PPS Output 10)	
RPOR11 (PPS Output 11)	157
RPOR12 (PPS Output 12)	
RPOR13 (PPS Output 13)	
RPOR14 (PPS Output 14)	
RPOR15 (PPS Output 15)	
RPOR2 (PPS Output 2)	
RPOR3 (PPS Output 3)	
RPOR5 (PPS Output 5)	
RPOR6 (PPS Output 6)	
RPOR7 (PPS Output 7)	
RPOR8 (PPS Output 8)	
RPOR9 (PPS Output 9)	
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status)	
SR (ALU STATUS)	36, 81
T1CON (Timer1 Control)	162

TxCON (Timer2 and Timer4 Control)	
TyCON (Timer3 and Timer5 Control)	167
U1ADDR (USB Address)	
U1CNFG1 (USB Configuration 1)	229
U1CNFG2 (USB Configuration 2)	
U1CON (USB Control, Device Mode)	
U1CON (USB Control, Host Mode)	227
U1EIE (USB Error Interrupt Enable)	237
U1EIR (USB Error Interrupt Status)	236
U1EPn (USB Endpoint n Control)	238
U1IE (USB Interrupt Enable)	235
U1IR (USB Interrupt Status, Device Mode)	233
U1IR (USB Interrupt Status, Host Mode)	234
U1OTGCON (USB OTG Control)	223
U1OTGIE (USB OTG Interrupt Enable)	232
U1OTGIR USB OTG Interrupt Status)	
U1OTGSTAT (USB OTG Status)	
U1PWMCON USB (VBUS PWM	
Generator Control)	239
U1PWRC (USB Power Control)	
U1SOF (USB OTG Start-Of-Token Threshold)	
U1STAT (USB Status)	
U1TOK (USB Token)	
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
WKDYHR (RTCC Weekday and Hours Value)	
YEAR (RTCC Year Value)	
Resets	200
BOR (Brown-out Reset)	71
Clock Source Selection	
CM (Configuration Mismatch Reset)	
Delay Times	
Device Times	
IOPUWR (Illegal Opcode Reset)	
MCLR (Pin Reset)	
POR (Power-on Reset)	
RCON Flags Operation	
SFR States	
SWR (RESET Instruction)	
TRAPR (Trap Conflict Reset)	
UWR (Uninitialized W Register Reset)	
WDT (Watchdog Timer Reset)	
Revision History RTCC	341
Alarm Configuration	
Calibration	260
Register Mapping	260
Register Mapping	260
	260

S

Selective Peripheral Power Control	132
Serial Peripheral Interface. See SPI.	
SFR Space	42
Software Simulator (MPLAB SIM)	301
Software Stack	59
Special Features	12
SPI	

т

Timer1	. 161
Timer2/3 and Timer4/5	. 163
Timing Diagrams	
External Clock	. 322

PIC24FJ256GB110 FAMILY

U

UART	
Baud Rate Generator (BRG)200	
Operation of UxCTS and UxRTS Pins	
Receiving	
Transmitting	
8-Bit Data Mode 201	
9-Bit Data Mode201	
Break and Sync Sequence	
Universal Asynchronous Receiver Transmitter. See UART.	
Universal Serial Bus	
Buffer Descriptors	
Assignment in Different Buffering Modes213	
Interrupts	
and USB Transactions	
Universal Serial Bus. See USB OTG.	
USB On-The-Go (OTG)12	
USBOTG	
Buffer Descriptors and BDT212	
Device Mode Operation	
DMA Interface	
Hardware Configuration	
Device Mode	
External Interface211	
Host and OTG Modes210	
Transceiver Power Requirements	
VBUS Voltage Generation	
Host Mode Operation	
Interrupts	
OTG Operation220	
Registers	
VBUS Voltage Generation211	

V

VDDCORE/VCAP Pin Voltage Regulator (On-Chip)	
and BOR	
Standby Mode	. 294
Tracking Mode	. 293
w	
Watchdog Timer (WDT)	. 294
Control Register	. 295
Windowed Operation	. 295
WWW Address	. 348
WWW, On-Line Support	9

PIC24FJ256GB110 FAMILY

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
From	i: Name					
	Telephone: ()	FAX: ()				
Appli	Application (optional):					
Wou	ld you like a reply?YN					
Devi	Device: PIC24FJ256GB110 Family Literature Number: DS39897C					
Ques	stions:					
1. V	What are the best features of this do	cument?				
2. H	How does this document meet your l	nardware and software development needs?				
_						
_						
3. E	. Do you find the organization of this document easy to follow? If not, why?					
_						
_						
4. V	What additions to the document do y	ou think would enhance the structure and subject?				
_						
_						
5. V	What deletions from the document co	ould be made without affecting the overall usefulness?				
_						
_						
6. I	b. Is there any incorrect or misleading information (what and where)?					
_						
7. H	low would you improve this docume	ent?				
_						
_						

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count Tape and Reel Fl		 Examples: a) PIC24FJ64GB106-I/PT: PIC24F device with USB On-The-Go, 64-Kbyte program memory, 64-pin, Industrial temp.,TQFP package. b) PIC24FJ256GB110-I/PT: PIC24F device with USB On-The-Go, 256-Kbyte program memory, 100-pin, Industrial temp.,TQFP package. 		
Architecture	Architecture 24 = 16-bit modified Harvard without DSP			
Flash Memory Family FJ = Flash program memory				
Product Group	GB1 = General purpose microcontrollers with USB On-The-Go			
Pin Count	06 = 64-pin 08 = 80-pin 10 = 100-pin			
Temperature Range	Temperature Range I = -40°C to +85°C (Industrial)			
Package	PF = 100-lead (14x14x1 mm) TQFP (Thin Quad Flatpack) PT = 64-lead, 80-lead, 100-lead (12x12x1 mm) TQFP (Thin Quad Flatpack) MR = 64-lead (9x9x0.9 mm) QFN (Quad Flatpack No Leads)			
Pattern Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample				



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

PIC24FJ128GB106-I/PT PIC24FJ128GB106T-I/PT PIC24FJ128GB108-I/PT PIC24FJ128GB108T-I/PT PIC24FJ128GB110-I/PF PIC24FJ128GB110-I/PT PIC24FJ128GB110T-I/PF PIC24FJ128GB110T-I/PT PIC24FJ192GB106-I/PT PIC24FJ192GB106T-I/PT PIC24FJ192GB108-I/PT PIC24FJ192GB108T-I/PT PIC24FJ192GB110-I/PF PIC24FJ192GB110-I/PT PIC24FJ192GB108-I/PT PIC24FJ256GB108-I/PT PIC24FJ256GB106-I/PT PIC24FJ256GB106T-I/PT PIC24FJ256GB108-I/PT PIC24FJ256GB108T-I/PT PIC24FJ256GB110-I/PF PIC24FJ256GB110-I/PT PIC24FJ256GB110T-I/PF PIC24FJ256GB110T-I/PT PIC24FJ256GB110-I/PF PIC24FJ256GB110-I/PT PIC24FJ256GB110T-I/PF PIC24FJ256GB108T-I/PT PIC24FJ64GB106-I/PT PIC24FJ64GB106T-I/PT PIC24FJ64GB108-I/PT PIC24FJ64GB108T-I/PT PIC24FJ64GB106-I/PT PIC24FJ64GB106T-I/PF PIC24FJ64GB108-I/PT PIC24FJ64GB108T-I/PT PIC24FJ64GB106-I/PT PIC24FJ64GB106T-I/PF PIC24FJ64GB108-I/PT PIC24FJ64GB108T-I/PT PIC24FJ64GB106-I/PT PIC24FJ64GB106T-I/PF PIC24FJ64GB108-I/PT PIC24FJ64GB108-I/PT PIC24FJ64GB106-I/MR PIC24FJ64GB106-I/PT PIC24FJ64GB106-I/MR PIC24FJ192GB106-I/MR