



### **General Description**

The MAX9736A/B/D Class D amplifiers provide highperformance, thermally efficient amplifier solutions. The MAX9736A delivers 2 x 15W into  $8\Omega$  loads, or 1 x 30W into a  $4\Omega$  load. The MAX9736B/D deliver 2 x 6W into  $8\Omega$ loads or 1 x 12W into a  $4\Omega$  load.

These devices operate from 8V to 28V and provide a high PSRR, eliminating the need for a regulated power supply. The MAX9736 offers up to 88% efficiency at 12V supply.

Pin-selectable modulation schemes select between filterless modulation and classic PWM modulation. Filterless modulation allows the MAX9736 to pass CE EMI limits with 1m cables using only a low-cost ferrite bead and capacitor on each output. Classic PWM modulation is optimized for best audio performance when using a full LC filter.

A pin-selectable stereo/mono mode allows stereo operation into  $8\Omega$  loads or mono operation into  $4\Omega$  loads. In mono mode, the right input op amp becomes available as a spare device, allowing flexibility in system design.

Comprehensive click-and-pop reduction circuitry minimizes noise coming into and out of shutdown or mute.

Input op amps allow the user to create summing amplifiers. lowpass or highpass filters, and select an optimal gain.

The MAX9736A/B/D are available in 32-pin TQFN packages and specified over the -40°C to +85°C temperature range.

#### **Features**

- ♦ Wide 8V to 28V Supply Voltage Range
- **Spread-Spectrum Modulation Enables Low EMI** Solution
- **♦ Passes CE EMI Limits with Low-Cost Ferrite Bead/Capacitor Filter**
- **♦ Low BOM Cost**
- ♦ High 67dB PSRR at 1kHz Reduces Supply Cost
- ♦ 88% Efficiency Eliminates Heatsink
- **♦ Thermal and Output Current Protection**
- ♦ < 1µA Shutdown Mode
- **♦ Mute Function**
- ♦ Space-Saving, 32-Pin TQFN Packages, 7mm x 7mm x 0.8mm (MAX9736A/B), 5mm x 5mm x 0.8mm (MAX9736D)

### **Applications**

LCD/PDP/CRT Monitors LCD/PDP/CRT TVs MP3 Docking Stations

Notebook PCs PC Speakers All-in-One PCs

### **Ordering Information**


PART	STEREO/MONO OUTPUT POWER	PIN-PACKAGE
MAX9736AETJ+	2 x 15W/ 1 x 30W	32 TQFN-EP* 7mm x 7mm

**Note:** All devices are specified over the -40°C to +85°C operating temperature range.

- +Denotes a lead(Pb)-free/RoHS-compliant package.
- \*EP = Exposed pad.

Ordering Information continued at end of data sheet.

### Simplified Diagram



Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

PVDD to PGND0.3V to +30V
AGND to PGND0.3V to +0.3V
INL, INR, FBL, FBR, COM to AGND0.3V to (V <sub>REG</sub> + 0.3V)
MUTE, SHDN, MONO, MOD, REGEN to AGND0.3V to +6V
REG to AGND0.3V to (VS + 0.3V)
VS to AGND (Note 1)0.3V to +6V
OUTL+, OUTL-, OUTR+,
OUTR-, to PGND0.3V to (PVDD + 0.3V)
C1N to PGND0.3V to (PVDD + 0.3V)
C1P to PGND(PVDD - 0.3V) to (VBOOT + 0.3V)
BOOT to PGND(V <sub>C1P</sub> - 0.3V) to PVDD + 12V
OUTL+, OUTL-, OUTR+, OUTR-,
Short Circuit to PGND or PVDDContinuous
Thermal Limits (Notes 2, 3)

32-Pin TQFN 5mm x 5mm Multiple Layer PCB (derate 34.5mW/°C above +70°C)	W
$\theta_{JC}$	W
32-Pin TQFN 7mm x 7mm Multiple Layer PCB (derate 37mW/°C above +70°C)2.96 θ <sub>JA</sub> 27°C/	
θ <sub>JC</sub>	W
Storage Temperature Range65°C to +150° Junction Temperature+150° Lead Temperature (soldering, 10s)+300°	C

- Note 1: VS cannot exceed PVDD + 0.3V. See the Power Sequencing section.
- Note 2: Thermal performance of this device is highly dependant on PCB layout. See the Applications Information section for more details.
- **Note 3:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer board. For detailed information on package thermal considerations, visit <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{PVDD}=20V, V_{VS}=5V, V_{AGND}=V_{PGND}=0V, V_{MOD}=V_{\overline{SHDN}}=V_{\overline{MUTE}}=5V, REGEN=MONO=AGND, C1=0.1 \mu F, C2=1 \mu F, R_{IN}=20k\Omega$  and  $R_{FB}=20k\Omega$ ,  $R_{L}=\infty$ , AC measurement bandwidth 22Hz to 22kHz,  $T_{A}=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A}=+25^{\circ}C$ .) (Notes 4, 5)

PARAMETER	SYMBOL	CONDI	MIN	TYP	MAX	UNITS						
AMPLIFIER DC CHARACTERISTICS												
Speaker Supply Voltage Range	PVDD	Inferred from PSRR tes	t	8		28	V					
Preamplifier Supply Voltage Range	VS	(Notes 1 and 7)		4.5		5.5	V					
Undervoltage Lockout	UVLO				7		V					
	ln, 100	R <sub>L</sub> = ∞, V <sub>REGEN</sub> = 5V,	T <sub>A</sub> = +25°C		30	45	mA					
Quiagant Supply Current	I <sub>PVDD</sub>	V <sub>VS</sub> = open	$T_A = T_{MIN}$ to $T_{MAX}$			50	MA					
Quiescent Supply Current	lys	I.,	T <sub>A</sub> = +25°C		14	20	mA					
	172		$T_A = T_{MIN}$ to $T_{MAX}$			22	IIIA					
Shutdown Supply Current	ISHDN	VSHDN = 0V	I <sub>PVDD</sub>		1	10						
Shutdown Supply Current		VSHDN = UV	lvs			10	μA					
REG Voltage	V <sub>REG</sub>				4.2		V					
Preregulator Voltage	VS	Internal regulated 5V, \	/ <sub>REGEN</sub> = 5V		4.8		V					
COM Voltage	V <sub>C</sub> OM			1.9	2.05	2.2	V					
INPUT AMPLIFIER CHARACTER	ISTICS											
Capacitive Drive	CL				30		рF					
Output Swing (Note 6)		Sinking ±1mA		±2	•	V						
Open-Loop Gain	Avo	$V_{FB} = V_{COM} \pm 500 \text{mV},$	$R_{FB}=20k\Omega$ to $IN$ _		88		dB					
Input Offset Voltage	Vos			±1	•	mV						

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{PVDD}=20V, V_{VS}=5V, V_{AGND}=V_{PGND}=0V, V_{MOD}=V_{\overline{SHDN}}=V_{\overline{MUTE}}=5V,$  REGEN = MONO = AGND, C1 = 0.1μF, C2 = 1μF, R<sub>IN</sub>\_ = 20kΩ and R<sub>FB</sub>\_= 20kΩ, R<sub>L</sub> =  $\infty$ , AC measurement bandwidth 22Hz to 22kHz, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Notes 4, 5)

PARAMETER	SYMBOL		CONDITIC	NS	MIN	TYP	MAX	UNITS	
Input Amplifier Slew Rate						2.5		V/µs	
Input Amplifier Unity-Gain Bandwidth						3.5		MHz	
AMPLIFIER CHARACTERISTICS	;	•			1			•	
Output Appelifier Coin (Note O)	۸	MAX9736A, N	//AX9736D		16.5	17	17.5	٩D	
Output Amplifier Gain (Note 8)	Av	MAX9736B			13.1	13.6	14.1	dB	
Output Current Limit					3.3	4.6		А	
Output Offset	Vos	OUT_+ to OU	$T$ , $T_A = +2$	25°C		±2	±10	mV	
Power-Supply Rejection Ratio	PSRR	PVDD = 8V to	28V, T <sub>A</sub> = +	-25°C	65	80		dB	
Tower-supply nejection natio	1 31111	f = 1kHz, 100	mV <sub>P-P</sub> ripple	)		67		uБ	
			Stereo	$R_L = 8\Omega$		8			
		$V_{PVDD} = 12V$	Siereo	$R_L = 4\Omega$		13			
MANOZAGA Output Dower			Mono	$R_L = 4\Omega$		15.5			
MAX9736A Output Power (THD+N = 1%)	Pout_1%	V <sub>PVDD</sub> = 18V	Stereo	$R_L = 8\Omega$		13.5		W	
		VPVDD = 10V	Mono	$R_L = 4\Omega$		27			
		V <sub>PVDD</sub> = 24V	Stereo	$R_L = 8\Omega$		13.5		]	
		VPVDD = 24V	Mono	$R_L = 4\Omega$		27			
		V <sub>PVDD</sub> = 12V	Stereo	$R_L = 8\Omega$		6			
			Siereo	$R_L = 4\Omega$		11			
MANOZOCE Outrout Douge	POUT_1%		Mono	$R_L = 4\Omega$		12			
MAX9736B Output Power $(THD+N = 1\%)$		V <sub>PVDD</sub> = 18V	Stereo	$R_L = 8\Omega$		6		W	
(1112111 = 178)			Mono	$R_L = 4\Omega$		12			
		\/ 04\/	Stereo	$R_L = 8\Omega$		6			
		$V_{PVDD} = 24V$	Mono	$R_L = 4\Omega$		12			
			Stereo	$R_L = 8\Omega$		10			
		$V_{PVDD} = 12V$	Stereo	$R_L = 4\Omega$		16			
MAN/0700A O			Mono	$R_L = 4\Omega$		19.5			
MAX9736A Output Power $(THD+N = 10\%)$	POUT_10%	\/p\ p = 10\/	Stereo	$R_L = 8\Omega$		17.5		W	
(1110+11 = 10%)		V <sub>PVDD</sub> = 18V	Mono	$R_L = 4\Omega$		35			
		Va. 55 04\/	Stereo	$R_L = 8\Omega$		17.5			
		$V_{PVDD} = 24V$	Mono	$R_L = 4\Omega$		35			
			Ctoroo	$R_L = 8\Omega$		7.5			
		V <sub>PVDD</sub> = 12V	Stereo	$R_L = 4\Omega$		14			
MANAGEOR O. A. A. D.			Mono	$R_L = 4\Omega$		15			
MAX9736B Output Power $(THD+N = 10\%)$	POUT_10%	Vo. 55 101/	Stereo	$R_L = 8\Omega$		7.5		W	
(IIID+IN - IU/0)		V <sub>PVDD</sub> = 18V	Mono	$R_L = 4\Omega$		15		1	
		\/ \( \text{2.7}	Stereo	$R_L = 8\Omega$		7.5			
		V <sub>PVDD</sub> = 24V	Mono	$R_L = 4\Omega$		15			

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{PVDD}=20V, V_{VS}=5V, V_{AGND}=V_{PGND}=0V, V_{MOD}=V_{\overline{SHDN}}=V_{\overline{MUTE}}=5V, REGEN=MONO=AGND, C1=0.1 μF, C2=1 μF, R_{IN}=20 kΩ and R_{FB}=20 kΩ, R_{L}=∞, AC measurement bandwidth 22Hz to 22kHz, T<sub>A</sub>=T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub>=+25°C.) (Notes 4, 5)$ 

PARAMETER	PARAMETER SYMBOL CONDITIONS				MIN	TYP	MAX	UNITS		
		\/ 10\/	Stere	90	$R_L = 8\Omega$		8.5			
		$V_{PVDD} = 12V$	Mon	0	$R_L = 4\Omega$		17			
MAX9736D Output Power		\/p. p.p. 10\/	Stere	90	$R_L = 8\Omega$		5.5		W	
(Thermally Limited)		$V_{PVDD} = 18V$	Mon	0	$R_L = 4\Omega$		11		] vv	
		V <sub>PVDD</sub> = 24V	Stere	90	$R_L = 8\Omega$		3.5			
		VPVDD = 24V	Mon	0	$R_L = 4\Omega$		7			
Total Harmonic Distortion Plus	THD+N	MAX9736A, P PWM modulat					0.04		- %	
Noise	I HD+N	MAX9736B/D PWM modulat					0.04		%	
Signal-to-Noise Ratio	CNID	A-weighted		MAX9736A/D, $P_{OUT} = 8W, R_L = 8\Omega$			96.5		-10	
	SNR			MAX973 R <sub>L</sub> = 8Ω	36B, P <sub>OUT</sub> = 6W,		97		dB	
NI=:	1/	A-weighted (Note 9)		MAX9736A/D		120				
Noise	VN			MAX9736B		100			μV <sub>RMS</sub>	
Crosstalk		L to R, R to L,	Pout	= 1W, f =	: 1kHz, $R_L = 8\Omega$		100		dB	
Efficiency	η	Pout = 8W, M.	AX973	86A, PVDI	$D = 12V, R_L = 8\Omega$		88		%	
Click-and-Pop Level	KCP	_	Peak voltage, 32 samples/second,		• I IIIIO IIIUle			36		dBV
Click-aliu-l op Level	I CP	A-weighted (Notes 9 and 10)		Out of mute			36		UDV	
Switching Frequency						270	300	330	kHz	
Spread-Spectrum Bandwidth							±4		kHz	
Thermal Shutdown Level					160		°C			
Thermal Shutdown Hysteresis						30		°C		
Turn-On Time	ton						110		ms	

\_\_\_\_\_\_\_/N/XI/M

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{PVDD}=20V, V_{VS}=5V, V_{AGND}=V_{PGND}=0V, V_{MOD}=V_{\overline{SHDN}}=V_{\overline{MUTE}}=5V, REGEN=MONO=AGND, C1=0.1 \mu F, C2=1 \mu F, R_{IN}=20k\Omega$  and  $R_{FB}=20k\Omega$ ,  $R_{L}=\infty$ , AC measurement bandwidth 22Hz to 22kHz,  $T_{A}=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A}=+25^{\circ}C$ .) (Notes 4, 5)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INTERFACE						
Input Voltage High	VINH		2			V
Input Voltage Low	VINL				0.8	V
Input Voltage Hysteresis				50		mV
Input Leakage Current					±10	μΑ

- Note 4: All devices are 100% production tested at +25°C. All temperature limits are guaranteed by design.
- Note 5: Stereo mode (MONO = GND) specified with 8Ω resistive load in series with a 68μH inductive load connected across BTL outputs. Mono mode (MONO = 5V) specified with a 4Ω resistive load in series with a 33μH inductive load connected across BTL outputs.
- **Note 6:** Output swing is specified with respect to V<sub>COM</sub>.
- Note 7: For typical applications, an external 5V supply is not required. Therefore, set REGEN = 5V. If thermal performance is a concern, set REGEN = 0V and provide an external regulated 5V supply.
- Note 8: Output amplifier gain is defined as:


$$20 \times log \left( \frac{|\left(V_{OUT\_+}\right) - \left(V_{OUT\_-}\right)|}{|V_{FB\_}|} \right)$$


- Note 9: Amplifier inputs AC-coupled to GND.
- Note 10: Specified at room temperature with an  $8\Omega$  resistive load in series with a  $68\mu H$  inductive load connected across BTL outputs. Mode transitions controlled by  $\overline{SHDN}$  control pin.


### **Typical Operating Characteristics**





### Typical Operating Characteristics (continued)





















### Typical Operating Characteristics (continued)

(MAX9736A,  $V_{PVDD}$  = 12V, MOD = high, spread-spectrum modulation mode,  $V_{GND}$  =  $V_{PGND}$  = 0V,  $V_{\overline{SHDN}}$  =  $V_{\overline{MUTE}}$  = 5V, unless otherwise noted.)













**EFFICIENCY** 









### Typical Operating Characteristics (continued)





### Typical Operating Characteristics (continued)




### Typical Operating Characteristics (continued)









TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER (VDD = 24V, SPREAD SPECTRUM,  $4\Omega$  LOAD, MONO)



















### \_Typical Operating Characteristics (continued)














## **Pin Description**

1, 2 OUTL- 1, 2 Left-Channel Negative Speaker Output 3 BOOT Charge-Pump Output. Connect a 1µF charge-pump holding capacitor from BOOT to PVDD. 4 MONO Mono Select. Set MONO high for mono mode, low for stereo mode. 5 FBL Left-Channel Feedback. Connect feedback resistor between FBL and INL to set amplifier gain. 6 INL Stereo Left-Channel Inverting Input. In mono mode, INL is the inverting audio input for the mono amplifier. 7, 8, 17 N.C. No Connection. Not internally connected. OK to connect to PGND. 9 MUTE Mute Input. Drive MUTE low to place the device in mute mode. 10 SHDN Shutdown Input. Drive SHDN low to place the device in shutdown mode. 11 Internal Regulator Enable Input. Connect REGEN to SHDN to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the Power-Supply Sequencing section. 12 COM Internal 2V Bias. Bypass COM to AGND with a 1µF capacitor. 13, 14 AGND Analog Ground 15 REG Internal Regulator Output. Bypass REG to AGND with a 1µF capacitor. 16 VS disabled, and an external 5V supply must be connected to VS. See the Power-Supply Sequencing section. 18 INR Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the Mono Configuration section for more details). 19 FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  Output Modulation Select. Sets the output modulation scheme: VMOD = Low, classic PWM/fixed-frequency mode VMOD = High, filterless modulation/spread-spectrum mode 21 C1N Charge-Pump Flying-Capacitor Negative Terminal 22 C1P Charge-Pump Flying-Capacitor Negative Terminal 23, 24 OUTR- 24, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1µF capacitors. Also, use a single 220µF capacitor between PVDD and PGND.  28, 29 PGND Power Supply. Bypass each PVDD pin to ground with 0.1µF capacitors. Also, use a single 220µF capacitor between PVDD and PGND.  EXPOSED PRINCE AND STATE AND STATE	PIN	NAME	FUNCTION
4 MONO Mono Select. Set MONO high for mono mode, low for stereo mode.  5 FBL Left-Channel Feedback. Connect feedback resistor between FBL and INL to set amplifier gain.  6 INL Stereo Left-Channel Inverting Input. In mono mode, INL is the inverting audio input for the mono amplifier.  7, 8, 17 N.C. No Connection. Not internally connected. OK to connect to PGND.  9 MUTE Mute Input. Drive MUTE low to place the device in mute mode.  10 SHDN Mute Input. Drive MUTE low to place the device in shutdown mode.  Internal Regulator Enable Input. Connect REGEN to SHDN to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the Power-Supply Sequencing section.  12 COM Internal 2V Bias. Bypass COM to AGND with a 1μF capacitor.  13, 14 AGND  15 REG Internal Regulator Output. Bypass REG to AGND with a 1μF capacitor.  5V Regulator Supply. Bypass VS to AGND with a 1μF capacitor.  5V Regulator Supply Bypass VS to AGND with a 1μF capacitor.  5V Regulator Supply Bypass VS to AGND with a 1μF capacitor.  5V Regulator Supply Bypass VS to AGND with a 1μF capacitor.  5V Regulator Supply Bypass VS to AGND with a 1μF capacitor.  5V Regulator Supply Bypass VS to AGND with a 1μF capacitor.  5V Regulator Supply Bypass VS to AGND with a 1μF capacitor if REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the Power-Supply Sequencing section.  18 INR Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the Mono Configuration section for more details).  19 FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  Output Modulation Select. Sets the output modulation scheme:  VMOD = High, fliterless modulation/spread-spectrum mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Negative Terminal  23, 24 OUTR- Right-Channel Positive Speaker Output  POW	1, 2	OUTL-	Left-Channel Negative Speaker Output
5 FBL   Left-Channel Feedback. Connect feedback resistor between FBL and INL to set amplifier gain.     6 INL   Stereo Left-Channel Inverting Input. In mono mode, INL is the inverting audio input for the mono amplifier.     7, 8, 17   N.C.   No Connection. Not internally connected. OK to connect to PGND.     9 MUTE   Mute Input. Drive MUTE low to place the device in mute mode.     10 SHDN   Shutdown Input. Drive SHDN low to place the device in shutdown mode.     11 Internal Regulator Enable Input. Connect REGEN to SHDN to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the Power-Supply Sequencing section.     12 COM   Internal 2V Bias. Bypass COM to AGND with a 1μF capacitor.     13, 14 AGND   Analog Ground   Internal Regulator Output. Bypass REG to AGND with a 1μF capacitor.     16 VS   Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the Mono Configuration section for more details).     18 INR   Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the Mono Configuration section for more details).     19 FBR   Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.	3	BOOT	Charge-Pump Output. Connect a 1µF charge-pump holding capacitor from BOOT to PVDD.
6 INL Stereo Left-Channel Inverting Input. In mono mode, INL is the inverting audio input for the mono amplifier.  7, 8, 17 N.C. No Connection. Not internally connected. OK to connect to PGND.  9 MUTE Mute Input. Drive MUTE low to place the device in mute mode.  10 SHDN Shutdown Input. Drive SHDN low to place the device in shutdown mode.  Internal Regulator Enable Input. Connect REGEN to SHDN to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the Power-Supply Sequencing section.  12 COM Internal 2V Bias. Bypass COM to AGND with a 1μF capacitor.  13, 14 AGND Analog Ground  15 REG Internal Regulator Output. Bypass REG to AGND with a 1μF capacitor.  5V Regulator Supply. Bypass VS to AGND with a 1μF capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the Power-Supply Sequencing section.  18 INR Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the Mono Configuration section for more details).  19 FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  Output Modulation Select. Sets the output modulation scheme:  VMOD = Low, classic PWM/ixed-frequency mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Negative Terminal  23, 24 OUTR-  26, 26 OUTR+ Right-Channel Positive Speaker Output  PODD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	4	MONO	Mono Select. Set MONO high for mono mode, low for stereo mode.
7, 8, 17         N.C.         No Connection. Not internally connected. OK to connect to PGND.           9         MUTE         Mute Input. Drive MUTE low to place the device in mute mode.           10         SHDN         Shutdown Input. Drive SHDN low to place the device in shutdown mode.           11         REGEN         Internal Regulator Enable Input. Connect REGEN to SHDN to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the Power-Supply Sequencing section.           12         COM         Internal 2V Bias. Bypass COM to AGND with a 1μF capacitor.           13, 14         AGND         Analog Ground           15         REG         Internal Regulator Output. Bypass REG to AGND with a 1μF capacitor.           16         VS         SV Regulator Supply. Bypass VS to AGND with a 1μF capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the Power-Supply Sequencing section.           18         INR         Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the Mono Configuration section for more details).           19         FBR         Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.           20         MOD         Output Modulation Select. See the output modulation scheme: VMOD = Low, classic PWMixed-frequency mode VMOD = High, filterless modulation/spread-sp	5	FBL	Left-Channel Feedback. Connect feedback resistor between FBL and INL to set amplifier gain.
MUTE   Mute Input. Drive MUTE low to place the device in mute mode.	6	INL	Stereo Left-Channel Inverting Input. In mono mode, INL is the inverting audio input for the mono amplifier.
SHDN   Shutdown Input. Drive SHDN low to place the device in shutdown mode.   Internal Regulator Enable Input. Connect REGEN to SHDN to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the Power-Supply Sequencing section.	7, 8, 17	N.C.	No Connection. Not internally connected. OK to connect to PGND.
Internal Regulator Enable Input. Connect REGEN to SHDN to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the Power-Supply Sequencing section.  12 COM Internal 2V Bias. Bypass COM to AGND with a 1µF capacitor.  13, 14 AGND Analog Ground  15 REG Internal Regulator Output. Bypass REG to AGND with a 1µF capacitor.  5V Regulator Supply. Bypass V5 to AGND with a 1µF capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the Power-Supply Sequencing section.  18 INR Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the Mono Configuration section for more details).  19 FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  Output Modulation Select. Sets the output modulation scheme:  VMOD = Low, classic PWM/fixed-frequency mode  VMOD = High, filterless modulation/spread-spectrum mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Positive Terminal  23, 24 OUTR- Right-Channel Negative Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1µF capacitors. Also, use a single 220µF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	9	MUTE	Mute Input. Drive MUTE low to place the device in mute mode.
11 REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the  Power-Supply Sequencing section.  12 COM Internal 2V Bias. Bypass COM to AGND with a 1μF capacitor.  13, 14 AGND Analog Ground  15 REG Internal Regulator Output. Bypass REG to AGND with a 1μF capacitor.  5V Regulator Supply. Bypass VS to AGND with a 1μF capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the Power-Supply Sequencing section.  18 INR Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the Mono Configuration section for more details).  19 FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  Output Modulation Select. Sets the output modulation scheme:  VMOD = Low, classic PWM/fixed-frequency mode  VMOD = High, filterless modulation/spread-spectrum mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Positive Terminal  23, 24 OUTR-  Right-Channel Negative Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	10	SHDN	Shutdown Input. Drive SHDN low to place the device in shutdown mode.
13, 14 AGND Analog Ground  15 REG Internal Regulator Output. Bypass REG to AGND with a 1μF capacitor.  5V Regulator Supply. Bypass VS to AGND with a 1μF capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the <i>Power-Supply Sequencing</i> section.  18 INR Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the <i>Mono Configuration</i> section for more details).  19 FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  Output Modulation Select. Sets the output modulation scheme:  VMOD = Low, classic PWM/fixed-frequency mode  VMOD = High, filterless modulation/spread-spectrum mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Positive Terminal  23, 24 OUTR- Right-Channel Negative Speaker Output  25, 26 OUTR+ Right-Channel Positive Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	11	REGEN	low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the
15 REG Internal Regulator Output. Bypass REG to AGND with a 1μF capacitor.  5V Regulator Supply. Bypass VS to AGND with a 1μF capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the <i>Power-Supply Sequencing</i> section.  18 INR Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the <i>Mono Configuration</i> section for more details).  19 FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  Output Modulation Select. Sets the output modulation scheme:  VMOD = Low, classic PWM/fixed-frequency mode  VMOD = High, filterless modulation/spread-spectrum mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Positive Terminal  23, 24 OUTR- Right-Channel Negative Speaker Output  25, 26 OUTR+ Right-Channel Positive Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	12	COM	Internal 2V Bias. Bypass COM to AGND with a 1µF capacitor.
16 VS Segulator Supply. Bypass VS to AGND with a 1μF capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the <i>Power-Supply Sequencing</i> section.  18 INR Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the <i>Mono Configuration</i> section for more details).  19 FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  20 MOD Output Modulation Select. Sets the output modulation scheme:  VMOD = Low, classic PWM/fixed-frequency mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Negative Terminal  23, 24 OUTR- Right-Channel Negative Speaker Output  25, 26 OUTR+ Right-Channel Positive Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	13, 14	AGND	Analog Ground
18 INR Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the <i>Mono Configuration</i> section for more details).  19 FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  20 MOD Output Modulation Select. Sets the output modulation scheme:  VMOD = Low, classic PWM/fixed-frequency mode VMOD = High, filterless modulation/spread-spectrum mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Positive Terminal  23, 24 OUTR- Right-Channel Negative Speaker Output  25, 26 OUTR+ Right-Channel Positive Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	15	REG	Internal Regulator Output. Bypass REG to AGND with a 1µF capacitor.
uncommitted preamplifier (see the Mono Configuration section for more details).  FBR Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.  Output Modulation Select. Sets the output modulation scheme:  VMOD = Low, classic PWM/fixed-frequency mode  VMOD = High, filterless modulation/spread-spectrum mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Positive Terminal  23, 24 OUTR- Right-Channel Negative Speaker Output  25, 26 OUTR+ Right-Channel Positive Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1µF capacitors. Also, use a single 220µF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	16	VS	disabled, and an external 5V supply must be connected to VS. See the <i>Power-Supply Sequencing</i>
Output Modulation Select. Sets the output modulation scheme:  VMOD = Low, classic PWM/fixed-frequency mode VMOD = High, filterless modulation/spread-spectrum mode  21 C1N Charge-Pump Flying-Capacitor Negative Terminal  22 C1P Charge-Pump Flying-Capacitor Positive Terminal  23, 24 OUTR- Right-Channel Negative Speaker Output  25, 26 OUTR+ Right-Channel Positive Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	18	INR	
<ul> <li>MOD V<sub>MOD</sub> = Low, classic PWM/fixed-frequency mode V<sub>MOD</sub> = High, filterless modulation/spread-spectrum mode</li> <li>C1N Charge-Pump Flying-Capacitor Negative Terminal</li> <li>C1P Charge-Pump Flying-Capacitor Positive Terminal</li> <li>Q3, 24 OUTR- Right-Channel Negative Speaker Output</li> <li>Q5, 26 OUTR+ Right-Channel Positive Speaker Output</li> <li>PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.</li> <li>PGND Power Ground</li> <li>OUTL+ Left-Channel Positive Speaker Output</li> </ul>	19	FBR	Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.
22 C1P Charge-Pump Flying-Capacitor Positive Terminal 23, 24 OUTR- Right-Channel Negative Speaker Output 25, 26 OUTR+ Right-Channel Positive Speaker Output 27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND. 28, 29 PGND Power Ground 31, 32 OUTL+ Left-Channel Positive Speaker Output	20	MOD	V <sub>MOD</sub> = Low, classic PWM/fixed-frequency mode
23, 24 OUTR- Right-Channel Negative Speaker Output 25, 26 OUTR+ Right-Channel Positive Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  28, 29 PGND Power Ground 31, 32 OUTL+ Left-Channel Positive Speaker Output	21	C1N	Charge-Pump Flying-Capacitor Negative Terminal
25, 26 OUTR+ Right-Channel Positive Speaker Output  27, 30 PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	22	C1P	Charge-Pump Flying-Capacitor Positive Terminal
PVDD Power Supply. Bypass each PVDD pin to ground with 0.1μF capacitors. Also, use a single 220μF capacitor between PVDD and PGND.  PGND Power Ground  OUTL+ Left-Channel Positive Speaker Output	23, 24	OUTR-	Right-Channel Negative Speaker Output
27, 30 PVDD capacitor between PVDD and PGND.  28, 29 PGND Power Ground  31, 32 OUTL+ Left-Channel Positive Speaker Output	25, 26	OUTR+	Right-Channel Positive Speaker Output
31, 32 OUTL+ Left-Channel Positive Speaker Output	27, 30	PVDD	
	28, 29	PGND	Power Ground
EP Exposed Pad. Must be externally connected to PGND.	31, 32	OUTL+	Left-Channel Positive Speaker Output
	_	EP	Exposed Pad. Must be externally connected to PGND.

### **Detailed Description**

The MAX9736A/B/D filterless, stereo Class D audio power amplifiers offer Class AB performance and Class D efficiency with minimal board space. The MAX9736A outputs 2x15W in stereo mode and 30W in mono mode. The MAX9736B/D output 2x6W in stereo mode and 12W in mono mode. These devices operate from an 8V to 28V supply range.

The MAX9736 features a filterless, spread-spectrum switching mode (MOD = high) or a classic PWM fixed-frequency switching mode (MOD = low).

The MAX9736 features externally set gain and a low-power shutdown mode that reduces supply current to less than 1 $\mu$ A. Comprehensive click-and-pop circuitry minimizes noise into and out of shutdown or mute.

#### **Operating Modes**

#### Filterless Modulation/PWM Modulation

The MAX9736 features two output modulation schemes, filterless modulation (MOD = high) or classic PWM (MOD = low). Maxim's unique, filterless modulation scheme eliminates the LC filter required by traditional Class D amplifiers, reducing component count, conserving board space, and reducing system cost. Configure for classic PWM output when using a full LC filter.

Click-and-pop protection does not apply when the output is switching between modulation schemes. To maintain click-and-pop protection when switching between output schemes the device must enter shutdown mode and be configured to the new output scheme before the startup sequence is finished.

#### Spread-Spectrum Mode

The MAX9736 features a unique spread-spectrum mode that flattens the wideband spectral components, improving EMI radiated by the speaker and cables. The switching frequency of the Class D amplifier varies randomly by ±6kHz around the 300kHz center frequency. Instead of a large amount of spectral energy present at multiples of the switching frequency, the energy is spread over a bandwidth that increases with frequency. Above a few megahertz, the wideband spectrum looks like white noise for EMI purposes. A proprietary amplifier topology ensures this white noise does not corrupt the noise floor in the audio bandwidth. The spread-spectrum mode is enabled only with filterless modulation.

#### **Efficiency**

The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. In a Class D amplifier, the output transistors act as switches and consume negligible power. Power loss associated with the Class D output stage is due to the I<sup>2</sup>R loss of the MOSFET on-resistance, various switching losses, and quiescent current overhead.

The theoretical best efficiency of a linear amplifier is 78% at peak output power. Under typical music reproduction levels, the efficiency falls below 30%, whereas the MAX9736 exhibits > 80% efficiency under the same conditions (Figure 1).

#### Shutdown

The MAX9736 features a shutdown mode that reduces power consumption and extends battery life in portable applications. The shutdown mode reduces supply current to  $1\mu A$  (typ). Drive  $\overline{SHDN}$  high for normal operation. Drive  $\overline{SHDN}$  low to place the device in low-power shutdown mode. In shutdown mode, the outputs are high impedance; and the common-mode voltage at the output decays to zero. In shutdown mode, connect REGEN low to minimize current consumption.

#### **Mute Function**

The MAX9736 features a clickless-and-popless mute mode. When the device is muted, the signal is attenuated at the speaker and the outputs stop switching. To mute the MAX9736, drive MUTE low. Hold MUTE low during system power-up and power-down to ensure that clicks and pops caused by circuits before the MAX9736 are suppressed.




Figure 1. MAX9736A Efficiency vs. Class AB Efficiency

#### **Click-and-Pop Suppression**

The MAX9736 features comprehensive click-and-pop suppression that minimizes audible transients on start-up and shutdown. While in shutdown, the H-bridge is in a high-impedance state.

#### **Mono Configuration**

The MAX9736 features a mono mode that allows the right and left channels to operate in parallel, achieving up to 30W (MAX9736A) of output power. Apply a logichigh to MONO to enable mono mode. In mono mode, an audio signal applied to the left channel (INL) is routed to the H-bridges of both channels. Also in mono mode, the right-channel preamplifier becomes an uncommitted operational amplifier, allowing for flexibility in system design. Connect OUTL+ to OUTR+ and OUTL- to OUTR- using heavy PCB traces as close as possible to the device. Driving MONO low (stereo mode) while the outputs are wired together in mono mode can trigger the short-circuit or thermal-overload protection or both.

#### **Current Limit**

When the output current reaches the current limit, 4.6A (typ), the MAX9736 disables the outputs and initiates a 450µs startup sequence. The shutdown and startup sequence is repeated until the output fault is removed. Properly designed applications do not enter current-limit mode unless the output is short circuited or connected incorrectly.

#### Thermal Shutdown

When the die temperature reaches the thermal shutdown threshold, +160°C (typ), the MAX9736 outputs are disabled. When the die temperature decreases by 30°C, normal operation resumes. Some causes of thermal shutdown are excessively low load impedance, poor thermal contact between the MAX9736's exposed pad and the PCB, elevated ambient temperature, or poor PCB layout and assembly.

### Applications Information

### Filterless Class D Operation

The MAX9736 meets EN55022B EMC radiation limits with an inexpensive ferrite bead and capacitor filter when the speaker leads are less than or equal to 1m. Select a ferrite bead with  $100\Omega$  to  $600\Omega$  impedance and rated for at least 2A. The capacitor value varies based on the ferrite bead chosen and the speaker lead length. See Figure 3 for the correct connections of these components.




Figure 2. EMI Performance




Figure 3. Ferrite Bead Filter




Figure 4. Output Filter for PWM Mode

When evaluating the MAX9736 with a ferrite bead filter and resistive load, include a series inductor (68 $\mu$ H for 8 $\Omega$  load and 33 $\mu$ H for 4 $\Omega$  load) to model the actual loudspeaker's behavior. Omitting the series inductor

Table 1. Suggested Values for LC Filter

<b>R</b> <sub>L</sub> (Ω)	L1, L2 (μH)	C1 (µF)	C2, C3 (µF)	C4, C5 (µF)	R1, R2 (Ω)
4	10	0.47	0.10	0.22	10
8	15	0.15	0.15	0.15	15
16	33	0.10	0.10	0.10	33

reduces the efficiency, the THD+N performance, and the output power of the MAX9736. When evaluating with a load speaker, no series inductor is required.

#### **Inductor-Based Output Filters**

Some applications use the MAX9736 with a full inductor-/capacitor-based (LC) output filter. Select the PWM output mode for best audio performance. See Figure 4 for the correct connections of these components.

The load impedance of the speaker determines the filter component selection (see Table 1).

Inductors L1 and L2, and capacitor C1 form the primary output filter. Capacitors C2 and C3 provide common-mode filtering to reduce radiated emissions. Capacitors C4 and C5, plus resistors R1 and R2, form a Zobel at the output. A Zobel corrects the output loading to compensate for the rising impedance of the loudspeaker. Without a Zobel the filter exhibits a peak response near the cutoff frequency.

### Component Selection

#### Gain-Setting Resistors

External feedback resistors set the gain of the MAX9736. The output stage provides a fixed internal gain in addition to the externally set input stage gain. For the MAX9736A/D, the fixed output-stage gain is set at 17dB (7V/V). For the MAX9736B, the fixed output-stage gain is set at 13.6dB (4.8V/V). Set overall gain by using resistors RF and RIN (Figure 5) as follows:

MAX9736 A/D: 
$$A_V = -7.1 \left(\frac{R_F}{R_{IN}}\right) V/V$$
  
MAX9736B:  $A_V = -4.8 \left(\frac{R_F}{R_{IN}}\right) V/V$ 

where Ay is the desired voltage gain. Choose RF between  $10k\Omega$  and  $50k\Omega$ .

The FB terminal is an op amp output and the IN terminal is the op amp inverting input, allowing the MAX9736 to be configured as a summing amplifier, a filter, or an equalizer.

#### Input Capacitor

An input capacitor,  $C_{IN}$ , in conjunction with the input resistor,  $R_{IN}$ , of the MAX9736 forms a highpass filter that removes the DC bias from an incoming signal. The AC-coupling capacitor allows the amplifier to automatically bias the signal to an optimum DC level. Assuming zero-source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$

Choose  $C_{IN}$  so that  $f_{-3dB}$  is well below the lowest frequency of interest. Use capacitors whose dielectrics have low voltage coefficients. Capacitors with high-voltage coefficients cause increased distortion close to  $f_{-3dB}$ .

#### **COM Capacitor**

COM is the output of the internally generated DC bias voltage. Bypass COM with a 1µF capacitor to AGND.

#### **Power Supplies**

The MAX9736 features separate supplies for signal and power portions of the device, allowing for the optimum combination of headroom, power dissipation, and noise immunity. The speaker amplifiers are powered from PVDD and can range from 8V to 28V. The remainder of the MAX9736 is powered by VS.

#### Power-Supply Sequencing

During power-up and power-down, VS must not exceed PVDD. VS greater than PVDD will damage the device.




Figure 5. Setting Gain

#### Internal Regulator

The MAX9736 features an internal 5V regulator, VS, powered from PVDD. Connect REGEN to SHDN so that the internal 5V regulator is enabled/disabled when the MAX9736 is enabled/disabled. If an external 5V supply is available, drive REGEN low and connect external 5V supply to VS to minimize the power dissipation of the MAX9736.


#### Supply Bypassing, Layout, and Grounding

Proper layout and grounding are essential for optimum performance. Use wide traces for the power-supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance. Proper grounding improves audio performance, minimizes crosstalk between channels, and prevents switching noise from coupling into the audio signal. Connect PGND and AGND together at a single point on the PCB. Route all traces that carry switching transients away from AGND and the traces/components in the audio signal path.


Bypass each PVDD pin with a  $0.1\mu F$  capacitor to PGND. Place the bypass capacitors as close as possible to the MAX9736. Place a  $220\mu F$  capacitor between PVDD and PGND. Bypass VS with a  $1\mu F$  capacitor to AGND.


Use wide, low-resistance output traces. Current drawn from the outputs increases as load impedance decreases. High-output trace resistance decreases the power delivered to the load. The MAX9736 TQFN package features an exposed thermal paddle on its underside. This paddle lowers the package's thermal resistance by providing a heat conduction path from the die to the PCB. Connect the exposed thermal pad to PGND by using a large pad and multiple vias to the PGND plane.

### **Typical Application Circuit for Stereo Output Configuration**



## Typical Application Circuit for Single (Mono) Output Configuration





### \_Ordering Information (continued)

PART	STEREO/MONO OUTPUT POWER	PIN-PACKAGE
MAX9736AETJ/V+	2 x 15W/ 1 x 30W	32 TQFN-EP* 7mm x 7mm
MAX9736BETJ+	2 x 6W/ 1 x 12W	32 TQFN-EP* 7mm x 7mm
MAX9736BETJ/V+	2 x 6W/ 1 x 12W	32 TQFN-EP* 7mm x 7mm
MAX9736DETJ+	2 x 6W/ 1 x 12W	32 TQFN-EP* 5mm x 5mm
MAX9736DETJ/V+	2 x 6W/ 1 x 12W	32 TQFN-EP* 5mm x 5mm

**Note:** All devices are specified over the -40°C to +85°C operating temperature range.

/V denotes an automotive qualified part.

\_Chip Information

PROCESS: BICMOS


<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

<sup>\*</sup>EP = Exposed pad.

### **Package Information**

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
32 TQFN-EP (7mm x 7mm)	T3277-3	<u>21-0144</u>
32 TQFN-EP (5mm x 5mm)	T3255-4	<u>21-0140</u>



### **Package Information (continued)**

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

	COMMON DIMENSIONS														
											TOM P T4877-				
PKG	3	32L 7x	7	4	4L 7x7	7	4	18L 7x	7	4	8L 7x7	,	5	6L 7x7	,
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	_	0.05
A2	0	.20 R	EF.	C	.20 R	EF.	0.20 REF.			0.20 REF.			0.20 REF.		
ь	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25
D	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10
Ε	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10
е	0	.65 B	SC.	O	.50 B	SC.	(	).50 B	SC.	0.50 BSC.			0	.40 B	SC.
k	0.25	_	-	0.25	_	-	0.25	_	-	0.25	-	_	0.25	_	_
L	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.45	0.55	0.65	0.30	0.40	0.50
N		32			44			48		44			56		
ND		8			11			12		10			14		
NE		8			11			12		12			14		

EXPOSED PAD VARIATIONS									
PKG. CODES	DEPOPULATED LEADS		D2			E2	JEDEC MO220		
		MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	REV. C	
T3277-2	-	4.55	4.70	4.85	4.55	4.70	4.85	-	
T3277-3	-	4.55	4.70	4.85	4.55	4.70	4.85	-	
T4477-2	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-	
T4477-3	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-	
T4877-3	-	4.95	5.10	5.25	4.95	5.10	5.25	-	
T4877-4	-	5.40	5.50	5.60	5.40	5.50	5.60	ı	
T4877-6	-	5.40	5.50	5.60	5.40	5.50	5.60	-	
T4877-7	-	4.95	5.10	5.25	4.95	5.10	5.25	-	
T4877M-1	-	5.40	5.50	5.60	5.40	5.50	5.60	ı	
T4877M-6	-	5.40	5.50	5.60	5.40	5.50	5.60	ı	
T4877MN-8	-	5.40	5.50	5.60	5.40	5.50	5.60	-	
T4877N-8	-	5.40	5.50	5.60	5.40	5.50	5.60	ı	
T5677-1	-	5.40	5.50	5.60	5.40	5.50	5.60	_	
T5677MN-1	-	5.40	5.50	5.60	5.40	5.50	5.60	_	
T5677-2	-	5.40	5.50	5.60	5.40	5.50	5.60	-	

#### NOTES:


- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- $\underline{ \begin{tabular}{ll} $\underline{ \$
- 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- (A) COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220 EXCEPT THE EXPOSED PAD DIMENSIONS OF T4877-3/-4/-6 & T5677-1.
- 10. WARPAGE SHALL NOT EXCEED 0.10 mm.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 13. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PHFREE (+) PKG. CODES.

-DRAWING NOT TO SCALE-

21 - 0144

## Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.



### **Package Information (continued)**

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

COMMON DIMENSIONS															
PKG.	16L 5x5		20L 5x5		28L 5x5			32L 5x5			40L 5x5				
SYMBOL	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A2	0.20 REF.		0.20 REF.		0.20 REF.		0.20 REF.			0.20 REF.					
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
e	0.80 BSC.		0.65 BSC.		0.50 BSC.		0.50 BSC.			0.40 BSC.					
k	0.25	-	-	0.25	-	-	0.25	_	-	0.25	-	-	0.25	ı	1
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
N	16		20		28		32			40					
ND	4		5		7		8		10						
NE	4		5		7		8			10					
JEDEC	WHHB		WHHC		WHHD-1		VHHD-2								

- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- 1 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- △ DIMENSION № APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2.
- 10. WARPAGE SHALL NOT EXCEED 0.10 mm.
- 11. MARKING IS FOR PACKAGE DRIENTATION REFERENCE ONLY.
- 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

  ALEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05.
- 14. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PHFREE (+) PKG. CODES.

-DRAWING NOT TO SCALE-

EXPOSED PAD VARIATIONS								
PKG.		D2		E2				
CODES	MIN. NDM.		MAX.	MIN.	N□M.	MAX.		
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20		
T1655-3	3.00	3.10	3.20	3.00	3.10	3.20		
T1655-4	2.19	2.29	2.39	2.19	2.29	2.39		
T165N-1	3.00	3.10	3.20	3.00	3.10	3.20		
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20		
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20		
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35		
T2055MN-5	3.15	3.25	3.35	3.15	3.25	3.35		
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35		
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80		
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80		
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35		
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80		
T2855-8	3.15	3.25	3.35	3.15	3.25	3.35		
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35		
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20		
T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-5	3.00	3.10	3.20	3.00	3.10	3.20		
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20		
T4055-1	3.40	3.50	3.60	3.40	3.50	3.60		
T4055-2	3.40	3.50	3.60	3.40	3.50	3.60		
T4055N-1	3.40	3.50	3.60	3.40	3.50	3.60		
T4055MN-1	3.40	3.50	3.60	3.40	3.50	3.60		



PACKAGE DUTLINE,

16,20,28,32,40L THIN QFN, 5x5x0.75mm

DOCUMENT CONTROL NO. 21-0140

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/08	Initial release	_
1	12/08	Corrected various errors	1–15, 17–21
2	8/09	Added MAX9736D and automotive parts numbers and updated the <i>Absolute Maximum Ratings</i> section	1, 2, 3, 4,13, 15, 19, 20, 21
3	9/09	Corrected error in Absolute Maximum Ratings, Pin Description, Typical Application Circuit for Stereo Output Configuration, and Typical Application Circuit for Single (Mono) Output Configuration	2, 12, 17, 18

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Maxim Integrated:

 $\underline{\text{MAX9736BETJ+}} \ \underline{\text{MAX9736AETJ+T}} \ \underline{\text{MAX9736AETJ+T}} \ \underline{\text{MAX9736AETJ/V+T}} \\ \underline{\text{MAX9736DETJ+}} \ \underline{\text{MAX9736DETJ+T}}$