# LMH6515 600 MHz, Digital Controlled, Variable Gain Amplifier 

Check for Samples: LMH6515

## FEATURES

- Adjustable Gain with a 31 dB Range
- Precise 1 dB Gain Steps
- Parallel 5-bit Gain Control
- On Chip Register Stores Gain Setting
- Fully Differential Signal Path
- Single Ended to Differential Capable
- $200 \Omega$ Input Impedance
- Small Footprint ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) WQFN Package


## APPLICATIONS

- Cellular Base Stations
- IF Sampling Receivers
- Instrumentation
- Modems
- Imaging
- Differential Line Receiver


## KEY SPECIFICATIONS

- 600 MHz bandwidth @ $100 \Omega$ load
- 40 dBm OIP3 @ 75 MHz , 200 load
- 20 dB to 30 dB maximum gain
- Selectable output impedance of $200 \Omega$ or $400 \Omega$
- 8.3 dB noise figure
- 5 ns gain step switching time
- $\mathbf{1 0 0} \mathbf{~ m A}$ supply current


## DESCRIPTION

The LMH6515 is a high performance, digitally controlled variable gain amplifier (DVGA). It combines precision gain control with a low noise, ultra-linear, differential amplifier. Typically, the LMH6515 drives a high performance ADC in a broad range of mixed signal and digital communication applications such as mobile radio and cellular base stations where automatic gain control (AGC) is required to increase system dynamic range. When used in conjunction with a high speed ADC, system dynamic range can be extended by up to 32 dB .
The LMH6515 has a differential input and output allowing large signal swings on a single 5 V supply. It is designed to accept signals from RF elements and maintain a terminated impedance environment. The input impedance is $200 \Omega$ resistive. The output impedance is either $200 \Omega$ or $400 \Omega$ and is user selectable. A unique internal architecture allows use with both single ended and differential input signals.

Input signals to the LMH6515 are scaled by a highly linear, digitally controlled attenuator with 31 accurate 1 dB steps. The attenuator output provides the input signal for a high gain, ultra linear differential transconductor. The transconductor differential output current can be converted into a voltage by using the on-chip $200 \Omega$ or $400 \Omega$ loads. The transconductance gain is $0.1 \mathrm{Amp} /$ Volt resulting in a maximum voltage gain of +26 dB when driving a $200 \Omega$ load, or 32 dB when driving the $400 \Omega$ load. On chip digital latches are provided for local storage of the gain setting. The gain step settling time is 5 ns and care has been taken to reduce the sensitivity of bandwidth and phase to gain setting.
The LMH6515 operates over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The LMH6515 is available in a 16-Pin, thermally enhanced, WQFN package.

[^0]
## Typical Application



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)(2)}$

| ESD Tolerance ${ }^{(3)}$ | Human Body Model | 2 kV |
| :---: | :---: | :---: |
|  | Machine Model | 150V |
| Positive Supply Voltage (Pin 3) |  | -0.6 V to 5.5 V |
| Output Voltage (pin 14,15) |  | -0.6 V to 6.8 V |
| Differential Voltage Between Any Two Grounds |  | $<200 \mathrm{mV}$ |
| Analog Input Voltage Range |  | -0.6 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Digital Input Voltage Range |  | -0.6V to 3.6 V |
| Output Short Circuit Duration (one pin to ground) |  | Infinite |
| Junction Temperature |  | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Information | Infrared or Convection (20 sec) | $235^{\circ} \mathrm{C}$ |
|  | Wave Soldering (10 sec) | $260^{\circ} \mathrm{C}$ |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
(3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

## OPERATING RATINGS ${ }^{(1)}$

| Supply Voltage (Pin 3) | 4 V to 5.25 V |
| :--- | ---: |
| Output Voltage Range (Pin 14, 15) | 1.4 V to 6.4 V |
| Differential Voltage Between Any Two Grounds | $<10 \mathrm{mV}$ |
| Analog Input Voltage Range, AC Coupled | $\pm 1.4 \mathrm{~V}$ |
| Temperature Range ${ }^{(2)}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Package Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$ 16-Pin WQFN | $47^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.
(2) The maximum power dissipation is a function of $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}, \theta_{\mathrm{JA}}$. The maximum allowable power dissipation at any ambient temperature is $P_{D}=\left(T_{J(M A X)}-T_{A}\right) / \theta_{J A}$. All numbers apply for packages soldered directly onto a PC Board.

## 5V ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

The following specifications apply for single supply with $V_{C C}=5 \mathrm{~V}$, Maximum Gain, $R_{L}=100 \Omega(200 \Omega$ external $\| 200 \Omega$ internal), $\mathrm{V}_{\mathrm{OUT}}=2 \mathrm{~V}_{\mathrm{PP}}$, fin $=150 \mathrm{MHz}$. Boldface limits apply at temperature extremes.

| Symbol | Parameter | Conditions | $\operatorname{Min}^{(2)}$ | Typ ${ }^{(3)}$ | Max ${ }^{(2)}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Performance |  |  |  |  |  |  |
| SSBW | -3 dB Bandwidth | Average of all Gain Settings |  | 600 |  | MHz |
| Noise and Distortion |  |  |  |  |  |  |
|  | Third Order Intermodulation Products | $\mathrm{f}=75 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | -76 |  | dBc |
|  |  | $f=150 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | -72 |  |  |
|  |  | $f=250 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | -66 |  |  |
|  |  | $\mathrm{f}=450 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | -58 |  |  |
| OIP3 | Output 3rd Order Intercept Point | $\begin{aligned} & f=75 \mathrm{MHz}, \mathrm{~V}_{\mathrm{OUT}}=2 \mathrm{~V}_{\mathrm{PP}}, \\ & \text { Tone Spacing }=0.5 \mathrm{MHz} \end{aligned}$ |  | 39 |  | dBm |
|  |  | $\begin{aligned} & f=150 \mathrm{MHz}, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}, \\ & \text { Tone Spacing }=2 \mathrm{MHz} \\ & \hline \end{aligned}$ |  | 37 |  |  |
|  |  | $\begin{aligned} & f=250 \mathrm{MHz}, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}, \\ & \text { Tone Spacing }=2 \mathrm{MHz} \end{aligned}$ |  | 34 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}=75 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}, \\ & \text { Tone Spacing }=0.5 \mathrm{MHz} \end{aligned}$ |  | 40 |  |  |
|  |  | $\begin{aligned} & f=150 \mathrm{MHz}, R_{\mathrm{L}}=200 \Omega, \mathrm{~V}_{\mathrm{OUT}}=2 \mathrm{~V}_{\mathrm{PP}}, \\ & \text { Tone Spacing }=2 \mathrm{MHz} \end{aligned}$ |  | 37 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}=250 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}, \\ & \text { Tone Spacing }=2 \mathrm{MHz} \end{aligned}$ |  | 34 |  |  |
| P1 dB | Output Level for 1 dB Gain Compression | $\mathrm{f}=75 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=200 \Omega$ |  | 16.7 |  | dBm |
|  |  | $\mathrm{f}=250 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=200 \Omega$ |  | 14.7 |  |  |
|  |  | $\mathrm{f}=75 \mathrm{MHz}$ |  | 14.5 |  |  |
|  |  | $\mathrm{f}=450 \mathrm{MHz}$ |  | 13.2 |  |  |
| VNI | Input Noise Voltage | Maximum Gain, $\mathrm{f}=40 \mathrm{MHz}$ |  | 1.8 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| VNO | Output Noise Voltage | Maximum Gain, $\mathrm{f}=40 \mathrm{MHz}$ |  | 18 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| NF | Noise Figure | Maximum Gain |  | 8.3 |  | dB |
| Analog 1/O |  |  |  |  |  |  |
|  | Differential Input Resistance |  | $\begin{aligned} & 165 \\ & 160 \end{aligned}$ | 186 | $\begin{aligned} & 210 \\ & 220 \\ & \hline \end{aligned}$ | $\Omega$ |
|  | Input Common Mode Resistance |  | $\begin{aligned} & 825 \\ & 785 \end{aligned}$ | 971 | $\begin{aligned} & 1120 \\ & 1160 \end{aligned}$ | $\Omega$ |
|  | Differential Output Impedance | Low Gain Option |  | 187 |  | $\Omega$ |
|  |  | High Gain Option | $\begin{aligned} & 330 \\ & 325 \end{aligned}$ | 370 | $\begin{aligned} & 410 \\ & 415 \end{aligned}$ |  |
|  | Internal Load Resistors | Between Pins 13, 14 and Pins 15, 16 | $\begin{aligned} & 165 \\ & 160 \\ & \hline \end{aligned}$ | 187 | $\begin{aligned} & 210 \\ & 235 \end{aligned}$ | $\Omega$ |
|  | Input Signal Level (AC Coupled) | Max Gain, $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{PP}}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 126 |  | $m V_{P P}$ |
|  | Maximum Differential Input Signal | AC Coupled |  | 5.6 |  | $V_{P P}$ |
|  | Input Common Mode Voltage | Self Biased | $\begin{aligned} & 1.3 \\ & 1.1 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.5 \\ & 1.7 \\ & \hline \end{aligned}$ | V |
|  | Input Common Mode Voltage Range | Driven Externally |  | 0.9 to 2.0 |  | V |
|  | Minimum Input Voltage | DC |  | 0 |  | V |
|  | Maximum Input Voltage | DC |  | 3.3 |  | V |

[^1]
## 5V ELECTRICAL CHARACTERISTICS ${ }^{(1)}$ (continued)

The following specifications apply for single supply with $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, Maximum Gain, $\mathrm{R}_{\mathrm{L}}=100 \Omega$ ( $200 \Omega$ external || $200 \Omega$ internal), $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}$, fin $=150 \mathrm{MHz}$. Boldface limits apply at temperature extremes.

| Symbol | Parameter | Conditions | Min ${ }^{(2)}$ | Typ ${ }^{(3)}$ | Max ${ }^{(2)}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Maximum Differential Output Voltage Swing | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, Output Common Mode $=5 \mathrm{~V}$ |  | 5.5 |  | $V_{\text {PP }}$ |
| $\mathrm{V}_{\text {OS }}$ | Output Offset Voltage | All Gain Settings |  | 30 |  | mV |
| CMRR | Common Mode Rejection Ratio |  |  | 85 |  | dB |
| PSRR | Power Supply Rejection Ratio |  | $\begin{aligned} & 63 \\ & 61 \end{aligned}$ | 83 |  | dB |
| Gain Parameters |  |  |  |  |  |  |
|  | Maximum Gain | DC, Internal $R_{L}=200 \Omega$, External $R_{L}=1280 \Omega$ | $\begin{aligned} & 23.9 \\ & 23.4 \end{aligned}$ | 24.2 | $\begin{aligned} & 24.6 \\ & 24.8 \end{aligned}$ | dB |
|  | Minimum Gain | DC, Internal $R_{L}=200 \Omega$, External $R_{L}=1280 \Omega$ | $\begin{aligned} & -7.2 \\ & -7.7 \end{aligned}$ | -6.9 | $\begin{aligned} & -6.5 \\ & -6.4 \end{aligned}$ | dB |
|  | Gain Step Size | DC |  | 1.0 |  | dB |
|  | Gain Step Error | DC |  | 0.02 |  | dB |
|  |  | $\mathrm{f}=150 \mathrm{MHz}$ |  | 0.07 |  | dB |
|  | Cumulative Gain Step Error | DC, Gain Step 31 to Gain Step 0 | $\begin{aligned} & -0.1 \\ & -0.2 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.3 \\ & 0.4 \end{aligned}$ | dB |
|  | Gain Step Switching Time |  |  | 5 |  | ns |
| Digital Inputs/Timing |  |  |  |  |  |  |
|  | Logic Compatibility | CMOS Logic |  | 3.3 |  | V |
| VIL | Logic Input Low Voltage |  |  |  | 0.8 | V |
| VIH | Logic Input High Voltage |  | 2.0 |  |  | V |
| IIH | Logic Input High Input Current ${ }^{(4)}$ |  |  | 32 | 40 | $\mu \mathrm{A}$ |
| TSU | Setup Time |  |  | 3 |  | ns |
| THOLD | Hold Time |  |  | 3 |  | ns |
| TPW | Minimum Latch Pulse Width |  |  | 10 |  | ns |
| Power Requirements |  |  |  |  |  |  |
| ICC | Total Supply Current | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \text { Differential, } \mathrm{V}_{\text {OUT }} \text { Common } \\ & \text { Mode }=5 \mathrm{~V} \end{aligned}$ |  | 107 | $\begin{aligned} & 124 \\ & 134 \end{aligned}$ | mA |
|  | Amplifier Supply Current | Pin 3 Only |  | 56 | $\begin{aligned} & 66 \\ & 74 \\ & \hline \end{aligned}$ | mA |
|  | Output Stage Bias Currents | Pins 13, 14 and Pins 15, 16; $\mathrm{V}_{\text {OUT }}$ Common Mode $=5 \mathrm{~V}$ |  | 48 | $\begin{aligned} & 58 \\ & 60 \end{aligned}$ | mA |

(4) Negative input current implies current flowing out of the device.

## CONNECTION DIAGRAM



Figure 1. 16-Pin WQFN (Top View)

## Gain Control Pins

| Pin Number | Pin Name | Gain Step Size |
| :--- | :--- | :--- |
| 1 | GAIN_0 | 1 dB |
| 12 | GAIN_1 | 2 dB |
| 11 | GAIN_2 | 4 dB |
| 10 | GAIN_3 | 8 dB |
| 9 | GAIN_4 | 16 dB |

## PIN DESCRIPTIONS

| Pin Number | Symbol | Description |
| :---: | :---: | :---: |
| Analog I/O |  |  |
| 6 | $\mathrm{IN}+$ | Non-inverting analog input. Internally biased to 1.4 V . Input voltage should not exceed $\mathrm{V}_{\mathrm{CC}}$ or go below GND by more than 0.5 V . |
| 7 | IN - | Inverting analog input. Internally biased to 1.4 V . Input voltage should not exceed $\mathrm{V}_{\mathrm{CC}}$ or go below GND by more than 0.5 V . If using amplifier single ended this input should be capacitively coupled to ground. |
| 15 | OUT- | Open collector inverting output. This pin is an output that also requires a power source. This pin should be connected to 5 V through either an RF choke or an appropriately sized inductor that can form part of a filter. See APPLICATION INFORMATION section for details. |
| 14 | OUT+ | Open collector non-inverting output. This pin is an output that also requires a power source. This pin should be connected to 5V through either an RF choke or an appropriately sized inductor that can form part of a filter. See APPLICATION INFORMATION section for details. |
| 16 | LOAD- | Internal $200 \Omega$ resistor connection to pin 15. This pin can be left floating for higher gain or shorted to pin 13 for lower gain and lower effective output impedance. See APPLICATION INFORMATION section for details. |
| 13 | LOAD+ | Internal $200 \Omega$ resistor connection to pin 14. This pin can be left floating for higher gain or shorted to pin 16 for lower gain and lower effective output impedance. See APPLICATION INFORMATION section for details. |
| Power |  |  |
| 3 | $\mathrm{V}_{\mathrm{CC}}$ | 5V power supply pin. Use ceramic, low ESR bypass capacitors. This pin powers everything except the output stage. |
| 5,8 | GND | Ground pins. Connect to low impedance ground plane. All pin voltages are specified with respect to the voltage on these pins. The exposed thermal pad is also a ground connection. |

## PIN DESCRIPTIONS (continued)

| Pin Number | Symbol | Description |
| :--- | :--- | :--- |
| Digital Inputs | GAIN_0 to <br> GAIN_4 | Gain setting pins. See above table for gain step sizes for each pin. These pins are 3.3V CMOS <br> logic compatible. 5V inputs may cause damage. |
| $1,12,11$, | LATCH | This pin controls the function of the gain setting pins mentioned above. With LATCH in the <br> logic HIGH state the gain is fixed and will not change. With the LATCH in the logic LOW state <br> the gain is set by the state of the gain control pins. Any changes in gain made with the LATCH <br> pin in the LOW state will take effect immediately. This pin is 3.3V CMOS logic compatible.5 <br> inputs may cause damage. |
| 2 |  | This pin is not connected. It can be grounded or left floating. |
| 4 | NC |  |

## TYPICAL PERFORMANCE CHARACTERISTICS $V_{\text {cc }}=5 \mathrm{~V}$



Figure 2.
Frequency Response Over Temperature, Maximum Gain


Figure 4.


Figure 6.


Figure 3.
Frequency Response Over Temperature, Minimum Gain


Figure 5.


Figure 7.


Figure 9.
IMD3 High Gain Mode


Figure 11.


Figure 13.


Figure 15.


Figure 17.


Figure 19.


Figure 21.


Figure 23.


Figure 25.


Figure 26.


Figure 28.
Maximum Gain to Minimum Gain Switching Using Latch Pin


Figure 30.

Digital Crosstalk


Figure 27.


Figure 29.


Figure 31.


Figure 32.


Figure 34.


Figure 36.

Figure 33.


Figure 35.


Figure 37.

## TYPICAL PERFORMANCE CHARACTERISTICS <br>  <br> Figure 38.

## APPLICATION INFORMATION

The LMH6515 is a fully differential amplifier optimized for signal path applications up to 400 MHz . The LMH6515 has a $200 \Omega$ input. The absolute gain is load dependent, however the gain steps are always 1 dB . The LMH6515 output stage is a class A amplifier. This class A operation results in excellent distortion and linearity characteristics. This makes the LMH6515 ideal for voltage amplification and an ideal ADC driver where high linearity is necessary.


Figure 39. LMH6515 Typical Application
The LMH6515 output common mode should be set carefully. Using inductors to set the output common mode is one preferred method and will give maximum output swing. AC coupling of the output is recommended. The inductors mentioned above will shift the idling output common mode to the positive supply. Also, with the inductors, the output voltage can exceed the supply voltage. Other options for setting the output common mode require supply voltages above 5 V . If using a supply higher than 5 V care should be taken to make sure the output common mode does not exceed the 5.25 V supply rating.
It is also important to note the maximum voltage limits for the OUT+ and OUT- pins, which is 6.4 V . When using inductors these pins will experience voltage swings beyond the supply voltage. With a 5 V output common mode operating point this makes the effective maximum swing 5.6 VPp differential. System calibration and automatic gain control algorithms should be tailored to avoid exceeding this limit.
In order to help with system design TI offers the ADC14V155KDRB High IF Receiver reference design board. This board combines the LMH6515 DVGA with the ADC14V155 ADC and provides a ready made solution for many IF receiver applications. Using an IF frequency of 169 MHz it achieves a small signal SNR of 72 dBFS and an SFDR of greater than 90 DBFS. Large signal measurements show an SNR of 68 dBFS and an SFDR of 77 dBFS. The High IF Receiver board also features the LMK03000 low-jitter precision clock conditioner.


Figure 40. LMH6515 Block Diagram

## INPUT CHARACTERISTICS

The LMH6515 input impedance is set by internal resistors to a nominal 200 . Process variations will result in a range of values as shown in the 5 V Electrical Characteristics table. At higher frequencies parasitics will start to impact the impedance. This characteristic will also depend on board layout and should be verified on the customer's system board.
At maximum gain the digital attenuator is set to 0 dB and the input signal will be much smaller than the output. At minimum gain the output is 12 dB or more smaller than the input. In this configuration the input signal size may limit the amplifier output amplitude, depending on the output configuration and the desired output signal voltage. The input signal cannot swing more than 0.5 V below the negative supply voltage (normally 0 V ) nor should it exceed the positive supply voltage. The input signal will clip and cause severe distortion if it is too large. Because the input stage self biases to approximately 1.4 V the lower supply voltage will impose the limit for input voltage swing. To drive larger input signals the input common mode can be forced higher than 1.4 V to allow for more swing. An input common mode of 2.0 V will allow an $8 \mathrm{~V}_{\mathrm{PP}}$ maximum input signal. The trade off for input signal swing is that as the input common mode is shifted away from the 1.4 V internal bias point the distortion performance will suffer slightly.

(Note capacitor on grounded input)
Figure 41. Single Ended Input

## OUTPUT CHARACTERISTICS

The LMH6515 has the option of two different output configurations. The LMH6515 is an open collector topology. As shown in Figure 46 each output has an on chip $200 \Omega$ pull up resistor. In addition there is an internal $400 \Omega$ resistor between the two outputs. This results in a $200 \Omega$ or a $400 \Omega$ differential load in parallel with the external load. The $400 \Omega$ option is the high gain option and the $200 \Omega$ provides for less gain. The $200 \Omega$ configuration is recommended unless more gain is required.

The output common mode of the LMH6515 must be set by external components. Most applications will benefit from the use of inductors on the output stage. In particular, the $400 \Omega$ option, as shown in Figure 47, will require inductors in order to be able to develop an output voltage. The $200 \Omega$ option as shown in Figure 48 or Figure 49 will also require inductors since the voltage drop due to the on chip $200 \Omega$ resistors will saturate the output transistors. It is also possible to use resistors and high voltage power supplies to set the output common mode. This operation is not recommended, unless it is necessary to DC couple the output. If DC coupling is required the input common mode and output common mode voltages must be taken into account.
Maximum bandwidth with the LMH6515 is achieved by using the low gain, low impedance output option and using a low load resistance. With an effective load of $67 \Omega$ a bandwidth of nearly 1 GHz can be realized. As the effective resistance on the output stage goes up the capacitance of the board traces and amplifier output stage limit bandwidth in a roughly linear fashion. At an output impedance of $100 \Omega$ the bandwidth is down to 600 MHz , and at $200 \Omega$ the bandwidth is 260 MHz . For this reason driving very high impedance loads is not recommended.
Although bandwidth goes down with higher values of load resistance, the distortion performance improves and gain increases. The LMH6515 has a common emitter Class A output stage and minimizing the amount of current swing in the output devices improves distortion substantially.

The LMH6515 output stage is powered through the collectors of the output transistors. Power for the output stage is fed through inductors and the reactance of the inductors allows the output voltage to develop. In Figure 39 the inductors are shown with a value of 44.4 nH . The value of the inductors used will be different for different applications. In Figure 39 the inductors have been chosen to resonate with the ADC and the load capacitor to provide a weak band pass filter effect. For broad band applications higher value inductors will allow for better low frequency operation. However, large valued inductors will reduce high frequency performance, particularly inductors of small physical sizes like 0603 or smaller. Larger inductors will tend to perform better than smaller ones of the same value even for narrow band applications. This is because the larger inductors will have a lower DC resistance and less inter-winding capacitance and hence a higher Q and a higher self resonance frequency. The self resonance frequency should be higher than any desired signal content by at least a factor of two. Another consideration is that the power inductors and the filter inductors need to be placed on the circuit board such that their magnetic fields do not cause coupling. Mutual coupling of inductors can compromise filter characteristics and lead to unwanted distortion products.


Figure 42. Bandwidth Changes Due to Different Inductor Values


Figure 43. Gain vs. External Load

## DIGITAL CONTROL

The LMH6515 has 32 gain settings covering a range of 31 dB . To avoid undesirable signal transients the LMH6515 should be powered on at the minimum gain state (all logic input pins at 0V). The LMH6515 has a 5 -bit gain control bus as well as a latch pin. When the latch pin is low, data from the gain control pins is immediately sent to the gain circuit (i.e. gain is changed immediately). When the latch pin transitions high the current gain state is held and subsequent changes to the gain set pins are ignored. To minimize gain change glitches multiple gain control pins should not change while the latch pin is low. In order to achieve the very fast gain step switching time of 5 ns the internal gain change circuit is very fast. Gain glitches could result from timing skew between the gain set bits. This is especially the case when a small gain change requires a change in state of three or more gain control pins. If continuous gain control is desired the latch pin can be tied to ground. This state is called transparent mode and the gain pins are always active. In this state the timing of the gain pin logic transitions should be planned carefully to avoid undesirable transients.

The LMH6515 was designed to interface with 3.3V CMOS logic circuits. If operation with 5 V logic is required a simple voltage divider at each logic pin will allow for this. To properly terminate $100 \Omega$ transmission lines a divider with a $66.5 \Omega$ resistor to ground and a $33.2 \Omega$ series resistor will properly terminate the line as well as give the 3.3 V logic levels. Care should be taken not to exceed the 3.6 V absolute maximum voltage rating of the logic pins.

## EXPOSED PAD WQFN PACKAGE

The LMH6515 is in a thermally enhanced package. The exposed pad is connected to the GND pins. It is recommended, but not necessary, that the exposed pad be connected to the supply ground plane. In any case, the thermal dissipation of the device is largely dependent on the attachment of this pad. The exposed pad should be attached to as much copper on the circuit board as possible, preferably external copper. However, it is also very important to maintain good high speed layout practices when designing a system board. Please refer to the LMH6515 evaluation board for suggested layout techniques.
Package information is available on the TI Web site.www.ti.com/packaging

## INTERFACING TO ADC

The LMH6515 was designed to be used with high speed ADCs such as the ADC14155. As shown in the Typical Application schematic, AC coupling provides the best flexibility especially for IF sub-sampling applications. Any resistive networks on the output will also cause a gain loss because the output signal is developed across the output resistors. The chart Maximum Gain vs. External Load shows the change in gain when an external load is added.

The inputs of the LMH6515 will self bias to the optimum voltage for normal operation. The internal bias voltage for the inputs is approximately 1.4 V . In most applications the LMH6515 input will need to be AC coupled.
The output common mode voltage is not self biasing, it needs to be pulled up to the positive supply rail with external inductors as shown in Figure 39. This gives the LMH6515 the capability for large signal swings with very low distortion on a single 5 V supply. The internal load resistors provide the LMH6515 with very consistent gain.
A unique internal architecture allows the LMH6515 to be driven by either a differential or single ended source. If driving the LMH6515 single ended, the unused input should be terminated to ground with a $0.01 \mu \mathrm{~F}$ capacitor. Directly shorting the unused input to ground will disrupt the internal bias circuitry and will result in poor performance.


Figure 44. Bandpass Filter
Center Frequency is 140 MHz with a 20 MHz Bandwidth Designed for $200 \Omega$ Impedance

## ADC Noise Filter

Figure 44 shows a filter schematic and the following table of values are for some common IF frequencies. The filter shown offers a good compromise between bandwidth, noise rejection and cost. This filter topology is the same as used on the ADC14V155KDRB High IF Receiver reference design board. This filter topology works best with the 12 and 14-bit sub-sampling analog to digital converters shown in the Table 2 table.

Table 1. Filter Component Values

| Filter Component Values |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Fc | $\begin{gathered} \hline 75 \\ \mathrm{MHz} \end{gathered}$ | $\begin{aligned} & 140 \\ & \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 170 \\ & \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 250 \\ & \mathrm{MHz} \end{aligned}$ |
|  | BW | $\begin{gathered} 40 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 20 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 25 \\ \mathrm{MHz} \end{gathered}$ | Narrow Band |
| Components | L1, L2 | $10 \mu \mathrm{H}$ | $10 \mu \mathrm{H}$ | $10 \mu \mathrm{H}$ | $10 \mu \mathrm{H}$ |
|  | L3, L4 | 390 nH | 390 nH | 560 nH | - |
|  | C1, C2 | 10 pF | 3 pF | 1.4 pF | 47 pF |
|  | C3 | 22 pF | 41 pF | 32 pF | 11 pF |
|  | L5 | 220 nH | 27 nH | 30 nH | 22 nH |
|  | R1, R2 | 100 | 200 | 100 | 499 |



Figure 45. Sample Filter

## POWER SUPPLIES

As shown in Figure 46, the LMH6515 has a number of options for power supply connections on the output pins. Pin 3 ( $\mathrm{V}_{\mathrm{cc}}$ ) is always connected. The output stage can be connected as shown in Figure 47, Figure 48, or Figure 49 . The supply voltage range for $\mathrm{V}_{\mathrm{CC}}$ is 4 V to 5.25 V . A 5 V supply provides the best performance while lower supplies will result in less power consumption. Power supply regulation of $2.5 \%$ or better is advised.

Of special note is that the digital circuits are powered from an internal supply voltage of 3.3 V . The logic pins should not be driven above the absolute maximum value of 3.6 V . See the DIGITAL CONTROL section for details.


Figure 46. Internal Load Resistors


Figure 47. Using High Gain Mode (400 Load)


Figure 48. Using Low Gain Mode (200 Load)


Figure 49. Alternate Connection for Low Gain Mode (200』 Load)

Table 2. Compatible High Speed Analog to Digital Converters

| Product Number | Max Sampling Rate (MSPS) | Resolution | Channels |
| :---: | :---: | :---: | :---: |
| ADC12L063 | 62 | 12 | SINGLE |
| ADC12DL065 | 65 | 12 | DUAL |
| ADC12L066 | 66 | 12 | SINGLE |
| ADC12DL066 | 66 | 12 | DUAL |
| CLC5957 | 70 | 12 | SINGLE |
| ADC12L080 | 80 | 12 | SINGLE |
| ADC12DL080 | 80 | 12 | DUAL |
| ADC12C080 | 80 | 12 | SINGLE |
| ADC12C105 | 105 | 12 | SINGLE |
| ADC12C170 | 170 | 12 | SINGLE |
| ADC12V170 | 170 | 12 | SINGLE |
| ADC14C080 | 80 | 14 | SINGLE |
| ADC14C105 | 105 | 14 | SINGLE |
| ADC14DS105 | 105 | 14 | DUAL |
| ADC14155 | 155 | 14 | SINGLE |
| ADC14V155 | 155 | 14 | SINGLE |
| ADC08D500 | 500 | 8 | DUAL |
| ADC08500 | 500 | 8 | SINGLE |
| ADC08D1000 | 1000 | 8 | DUAL |
| ADC081000 | 1000 | 8 | SINGLE |
| ADC08D1500 | 1500 | 8 | DUAL |
| ADC081500 | 1500 | 8 | SINGLE |
| ADC08(B)3000 | 3000 | 8 | SINGLE |
| ADC08L060 | 60 | 8 | SINGLE |
| ADC08060 | 60 | 8 | SINGLE |
| ADC10DL065 | 65 | 10 | DUAL |
| ADC10065 | 65 | 10 | SINGLE |
| ADC10080 | 80 | 10 | SINGLE |
| ADC08100 | 100 | 8 | SINGLE |
| ADCS9888 | 170 | 8 | SINGLE |
| ADC08(B)200 | 200 | 8 | SINGLE |
| ADC11C125 | 125 | 11 | SINGLE |
| ADC11C170 | 170 | 11 | SINGLE |

## REVISION HISTORY

- Changed layout of National Data Sheet to TI format ..... 21


## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { Device Marking } \\ (4 / 5) \end{gathered}$ | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LMH6515SQ/NOPB | ACTIVE | WQFN | RGH | 16 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SN | Level-3-260C-168 HR | -40 to 85 | L6515SQ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LMH6515SQ/NOPB | WQFN | RGH | 16 | 1000 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LMH6515SQ/NOPB | WQFN | RGH | 16 | 1000 | 210.0 | 185.0 | 35.0 |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.


SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271)
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17
78\% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Tl grants you permission to use these resources only for development of an application that uses the Tl products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify Tl and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.


[^0]:    今
    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[^1]:    (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. No specified parametric performance is indicated in the electrical tables under conditions different than those tested
    (2) Limits are $100 \%$ production tested at $25^{\circ} \mathrm{C}$. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods.
    (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.

