

### Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

### Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

## Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



# THIS SPEC IS OBSOLETE

Spec No: 38-05473

Spec Title: CY7C1041DV33, 4-MBIT (256K X 16) STATIC RAM

Replaced by: None



### CY7C1041DV33

# 4-Mbit (256K × 16) Static RAM

### Features

- Temperature ranges □ Industrial: -40 °C to 85 °C
- Pin and function compatible with CY7C1041CV33
- High speed □ t<sub>AA</sub> = 10 ns
- Low active power □ I<sub>CC</sub> = 90 mA
- Low CMOS standby power □ I<sub>SB2</sub> = 10 mA
- 2.0 V data retention
- Automatic power-down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 48-ball VFBGA, 44-pin (400-mil) molded SOJ, and 44-pin TSOP II Packages

### **Functional Description**

The CY7C1041DV33 is a high performance CMOS Static RAM organized as 256K words by 16-bits. To write to the device, take chip enable (CE) and write enable (WE) inputs LOW. If byte low enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> to I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> to A<sub>17</sub>). If byte high enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> to I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> to A<sub>17</sub>).


To read from the device, take chip enable ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) LOW while forcing the write enable (WE) HIGH. If BLE is LOW, then data from the memory location specified by the address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If BHE is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

The input and output pins ( $I/O_0$  to  $I/O_{15}$ ) are place<u>d</u> in a high impedance state when the device is deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

The CY7C1041DV33 is available in a standard 44-pin 400-mil wide SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout and a 48-ball FBGA package.

For a complete list of related documentation, click here.





**Cypress Semiconductor Corporation** Document Number: 38-05473 Rev. \*O



## CY7C1041DV33

### Contents

Selection Guide	3
Pin Configuration	3
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	-
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	


Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	



### **Selection Guide**

Description	-10 (Industrial)	Unit
Maximum access time	10	ns
Maximum operating current	90	mA
Maximum CMOS standby current	10	mA

### **Pin Configuration**



### Figure 3. 44-pin SOJ/TSOP II pinout

A₀	0 <u>1</u>	44	Ь	A <sub>17</sub>
	י ר	· · · · · ·	H.	
	2	43	Ľ.	A <sub>16</sub>
$A_2 \square$	3	42	Η.	A <sub>15</sub>
A <sub>3</sub> □	4	41		OE
$A_4 \square$	5	40		BHE
CE 🗆	6	39		BLE
I/O₀□	7	38		I/O <sub>15</sub>
I/O <sub>1</sub> □	8	37	h	I/O <sub>14</sub>
I/O <sub>2</sub> □	9	36	F.	I/O <sub>13</sub>
I/O <sub>3</sub>	10	35	F	I/O <sub>12</sub>
V <sub>CC</sub>	11	34	F.	V <sub>SS</sub>
	12	33	E.	VSS
	13	32	F.	V <sub>CC</sub>
I/O <sub>5</sub>			H.	I/O <sub>11</sub>
I/O <sub>6</sub> □	14 4 C	31	H.	I/O <sub>10</sub>
	15	30	H.	I/O <sub>9</sub>
1/O7	16	29	H.	I/O <sub>8</sub>
ŴЕ 🗆	17	28	E.	NC
	18	27	Ľ.	A <sub>14</sub>
A <sub>6</sub>	19	26		A <sub>13</sub>
A7 🗖	20	25	Ľ.	A <sub>12</sub>
A <sub>8</sub> =	21	24	$\square$	A <sub>11</sub>
A <sub>9</sub>	22	23		A <sub>10</sub>

Notes

- NC pins are not connected on the die.
   Pinout 1 is compliant with CY7C1041CV33 and pinout 2 is JEDEC compliant. The difference between the two is that the higher and lower byte I/Os (I/O<sub>[7:0]</sub> and I/O<sub>[15:8]</sub> balls) are swapped.



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	–65 °C to +150 °C
Ambient temperature with power applied	–55 °C to +125 °C
Supply voltage on V <sub>CC</sub> relative t	o GND <sup>[3]</sup> –0.3 V to +4.6 V
DC voltage applied to outputs in high Z State <sup>[3]</sup>	

DC input voltage <sup>[3]</sup>	–0.3 V to $V_{CC}$ + 0.3 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	>2001 V
Latch up current	> 200 mA

### **Operating Range**

Range	• Temperature		Speed
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$	10 ns

### **DC Electrical Characteristics**

Over the Operating Range

Deremeter	meter Description Test Conditions		-10 (Industrial)		Unit	
Parameter	Description	Test Conditions		Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$		2.4	-	V
V <sub>OL</sub>	Output LOW voltage	$V_{CC}$ = Min, $I_{OL}$ = 8.0 mA		-	0.4	V
V <sub>IH</sub> <sup>[3]</sup>	Input HIGH voltage			2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> <sup>[3]</sup>	Input LOW voltage			-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_{I} \leq V_{CC}$		-1	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_{OUT} \leq V_{CC}$ , output disabled	GND $\leq V_{OUT} \leq V_{CC}$ , output disabled		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC}$ = Max, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	100 MHz	-	90	mA
			83 MHz	-	80	mA
			66 MHz	-	70	mA
			40 MHz	-	60	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$\begin{array}{l} \text{Max } V_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL},  \text{f} = \text{f}_{MAX} \end{array}$		-	20	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$eq:linear_line$		-	10	mA



### Capacitance

Parameter <sup>[4]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 3.3 V	8	pF
C <sub>OUT</sub>	I/O capacitance		8	pF

### **Thermal Resistance**

Parameter <sup>[4]</sup>	Description	Test Conditions	48-ball FBGA Package	44-pin SOJ Package	44-pin TSOP II Package	Unit
$\Theta_{JA}$	(junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four layer	27.89	57.91	50.66	°C/W
Θ <sup>JC</sup>	Thermal resistance (junction to case)	printed circuit board	14.74	36.73	17.17	°C/W

### AC Test Loads and Waveforms

The AC test loads and waveform diagram follows.

Figure 4. AC Test Loads and Waveforms <sup>[5]</sup> 10 ns device ALL INPUT PULSES Z = 50 Ω 3.0 V OUTPUTO 90% 90% 50Ω**₹** 10% 10% 30 pF GND \* CAPACITIVE LOAD CONSISTS OF ALL COMPONENTS OF THE 1.5 VO **TEST ENVIRONMENT** Fall Time: 1 V/ns Rise Time: 1 V/ns (b) (a) High Z Characteristics R 317Ω 3.3 VO- $\sim$ OUTPUT O R2 5 pF 351Ω (c)

- Notes4. Tested initially and after any design or process changes that may affect these parameters.
- AC characteristics (except high Z) are tested using the load conditions shown in Figure 4 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 4 (c). 5.




### **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions <sup>[6]</sup>	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		2.0	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V} \text{ or } V_{IN} \le 0.3 \text{ V}$	-	10	mA
t <sub>CDR</sub> <sup>[7]</sup>	Chip deselect to data retention time		0	-	ns
t <sub>R</sub> <sup>[8]</sup>	Operation recovery time		t <sub>RC</sub>	_	ns

### **Data Retention Waveform**



#### Notes

- 6. No input may exceed V<sub>CC</sub> + 0.3 V. 7. Tested initially and after any design or process changes that may affect these parameters. 8. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub>  $\geq$  50 µs or stable at V<sub>CC(min.)</sub>  $\geq$  50 µs.



### **AC Switching Characteristics**

Over the Operating Range

Parameter <sup>[9]</sup>	Description	-10 (Ind	lustrial)	Unit
Parameter <sup>101</sup>	Description	Min	Max	Unit
Read Cycle				
t <sub>power</sub> <sup>[10]</sup>	V <sub>CC</sub> (Typical) to the first access	100	-	μS
t <sub>RC</sub>	Read cycle time	10	-	ns
t <sub>AA</sub>	Address to data valid	_	10	ns
t <sub>OHA</sub>	Data hold from address change	3	-	ns
t <sub>ACE</sub>	CE LOW to data valid	_	10	ns
t <sub>DOE</sub>	OE LOW to data valid	-	5	ns
t <sub>LZOE</sub>	OE LOW to low Z <sup>[11]</sup>	0	-	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[11, 12]</sup>	_	5	ns
t <sub>LZCE</sub>	CE LOW to low Z <sup>[11]</sup>	3	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[11, 12]</sup>	-	5	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	-	10	ns
t <sub>DBE</sub>	Byte enable to data valid	_	5	ns
t <sub>LZBE</sub>	Byte enable to low Z	0	-	ns
t <sub>HZBE</sub>	Byte disable to high Z	-	6	ns
Write Cycle <sup>[13,</sup>	14]			
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	-	ns
t <sub>AW</sub>	Address setup to write end	7	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	7	-	ns
t <sub>SD</sub>	Data setup to write end	5	- \	ns
t <sub>HD</sub>	Data hold from write end	0	-	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[11]</sup>	3	-	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[11, 12]</sup>	-	5	ns
t <sub>BW</sub>	Byte enable to end of write	7	-	ns

Notes


t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of Figure 4. Transition is measured when the outputs enter a high impedance state.
 The internal write time of the memory is defined by the overlap of CE LOW and BHE or BLE, and WE LOW. All signals must be in valid states to initiate a Write, but any one signal can go inactive to terminate the write.
 The minimum write cycle time for Write Cycle No. 4 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

<sup>9.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.

<sup>10.</sup>  $t_{POWER}$  gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. 11. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ ,  $t_{HZDE}$  is less than  $t_{LZBE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.



### **Switching Waveforms**




#### Notes

- 15. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$ , and  $\overline{BLE} = V_{IL}$ . 16. WE is HIGH for read cycle. 17. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



### Switching Waveforms (continued)



**Notes** 18. Data I/O is high impedance if  $\overrightarrow{OE}$  or  $\overrightarrow{BHE}$  and  $\overrightarrow{BLE} = V_{IH}$ . 19. If  $\overrightarrow{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



### Switching Waveforms (continued)




Figure 10. Write Cycle No. 3 (WE Controlled, OE HIGH During Write) <sup>[20, 21]</sup>

Notes 20. Data I/O is high impedance if  $\overline{OE}$  or  $\overline{BHE}$  and  $\overline{BLE} = V_{IH}$ . 21. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high impedance state. 22. During this period the I/Os are in the output state and input signals should not be applied.



### Truth Table

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data out	High Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data in	High Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	н	L	High Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	н	Н	X	X	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )




### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1041DV33-10BVI	51-85150	48-ball VFBGA Pinout - 1 <sup>[23]</sup>	Industrial
	CY7C1041DV33-10BVXI		48-ball VFBGA (Pb-free) Pinout - 1 <sup>[23]</sup>	
	CY7C1041DV33-10BVJXI		48-ball VFBGA (Pb-free) Pinout - 2 <sup>[23]</sup>	
	CY7C1041DV33-10VXI	51-85082	44-pin (400-mil) Molded SOJ (Pb-free)	
	CY7C1041DV33-10ZSXI	51-85087	44-pin TSOP II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

#### **Ordering Code Definitions**




#### Note

23. Pinout 1 is compliant with CY7C1041CV33 and pinout 2 is JEDEC compliant. The difference between the two is that the higher and lower byte I/Os (I/O<sub>[7:0]</sub> and I/O<sub>[15:8]</sub> balls) are swapped.



### **Package Diagrams**


Figure 12. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150





### Package Diagrams (continued)







### Acronyms

Acronym	Description				
CE	Chip Enable				
CMOS	Complementary Metal Oxide Semiconductor				
FBGA	Fine-Pitch Ball Grid Array				
I/O	Input/Output				
OE	Output Enable				
SOJ	Small Outline J-lead				
SRAM	Static Random Access Memory				
TSOP	Thin Small Outline Package				
TTL	Transistor-Transistor Logic				
VFBGA	Very Fine-Pitch Ball Grid Array				
WE	Write Enable				

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			





### **Document History Page**

## Document Title: CY7C1041DV33, 4-Mbit (256K × 16) Static RAM

*C       446328       NXR       See ECN       Converted from Preliminary to Final Removed -8 speed bin         *C       446328       NXR       See ECN       Converted from Preliminary to Final Removed -8 speed bin	Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*B       351117       PCI       See ECN       Changed from Advance to Preliminary Removed 15 and 20 ns Speed bin Corrected DC voltage (min) value in maximum ratings section from - 0.5 to - 0.3V         Redefined I <sub>CC</sub> values for Com'l and Ind'l temperature ranges I <sub>CC</sub> (Ind'l): Changed from 100, 80 and 67 mA to 90, 80 and 75 mA for 8, 1 and 12ns speed bins respectively I <sub>CC</sub> (Ind'l): Changed from 80 and 67 mA to 90 and 85 mA for 10 and 12ns spee bins respectively Added Static Discharge Voltage and latch-up current spec Added V <sub>H(max</sub> ) spec in Note# 2 Changed Note# 4 on AC Test Loads Changed Package Diagram name from 44-Pin TSOP II 244 to 44-Pin TSOP ZS44 and from 44-Pin (400-mil) Molded SOJ V34 to 44-Pin (400-mil) Molde SOJ V44         *C       446328       NXR       See ECN       Converted from Preliminary to Final Removed 0-8 speed bin Removed Commercial Operating Range product information Included Automotive Operating Range product information Updated Thermal Resistance table	**	201560	SWI	See ECN	Advance Data sheet for C9 IPP
*C       446328       NXR       See ECN         *C       446328       NXR       See ECN	*A	233729	RKF	See ECN	
Removed -8 speed bin Removed Commercial Operating Range product information Included Automotive Operating Range product information Updated Thermal Resistance table Updated footnote #8 on High-Z parameter measurement					Removed 15 and 20 ns Speed bin Corrected DC voltage (min) value in maximum ratings section from - 0.5 to - 0.3V Redefined I <sub>CC</sub> values for Com'l and Ind'I temperature ranges I <sub>CC</sub> (Com'l): Changed from 100, 80 and 67 mA to 90, 80 and 75 mA for 8, 10 and 12ns speed bins respectively I <sub>CC</sub> (Ind'l): Changed from 80 and 67 mA to 90 and 85 mA for 10 and 12ns spee bins respectively Added Static Discharge Voltage and latch-up current spec Added V <sub>IH(max</sub> ) spec in Note# 2 Changed Note# 4 on AC Test Loads Changed reference voltage level for measurement of Hi-Z parameters from $\pm$ 50 mV to $\pm$ 200 mV Added Data Retention Characteristics/Waveform and footnote # 11, 12 Added Write Cycle (WE Controlled, OE HIGH During Write) Timing Diagram Changed Package Diagram name from 44-Pin TSOP II Z44 to 44-Pin TSOP ZS44 and from 44-Pin (400-mil) Molded SOJ V34 to 44-Pin (400-mil) Molded SOJ V44 Changed part names from Z to ZS in the Ordering Information Table Added Pin-Free Ordering Information Shaded Ordering Information Table
Package Diagram in the Ordering Information Table	*C	446328	NXR	See ECN	Removed -8 speed bin Removed Commercial Operating Range product information Included Automotive Operating Range product information Updated Thermal Resistance table Updated footnote #8 on High-Z parameter measurement Updated the ordering information and replaced Package Name column with



### Document History Page (continued)

Document Title: CY7C1041DV33, 4-Mbit (256K × 16) Static RAM Document Number: 38-05473					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*D	480177	VKN	See ECN	Added -10BVI product ordering code in the Ordering Information table	
*E	2541850	VKN / PYRS	07/22/08	Added -10BVJXI part	
*F	2752971	VKN	08/18/2009	Added Automotive-A information For 12 ns speed, changed $I_{SB1}$ spec from 25 mA to 15 mA For 12 ns speed, changed $t_{DOE}$ and $t_{DBE}$ specs from 6 ns to 7 ns Updated ordering information table	
*G	3034079	PRAS	09/20/2010	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits	
*H	3082285	HRP	11/09/2010	Corrected typo in Note 20.	
*	3149096	AJU	01/24/2011	No te <mark>chni</mark> cal updates.	
*J	3182129	HRP	03/02/2011	No technical updates.	
*K	3271586	PRAS	06/01/2011	Updated Features (Dislodged automotive part information to 001-69789). Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Selection Guide (Dislodged automotive part information to 001-69789). Updated Operating Range (Dislodged automotive part information to 001-69789). Updated DC Electrical Characteristics (Dislodged automotive part information to 001-69789). Updated AC Switching Characteristics (Dislodged automotive part information to 001-69789). Updated Data Retention Characteristics (Dislodged automotive part information to 001-69789). Updated Data Retention Characteristics (Dislodged automotive part information to 001-69789). Updated Truth Table. Updated Truth Table. Updated Ordering Information (Dislodged automotive part information to 001-69789).	
*L	3438781	TAVA	11/15/2011	Updated Package Diagrams.	
*М	4170254	MEMJ	10/22/2013	Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85082 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *D to *E. Updated to new template.	
*N	4578500	MEMJ	12/16/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated AC Switching Characteristics: Updated Note 13.	
*0	5514203	VINI	11/08/2016	Obsolete document. Completing Sunset Review.	



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

 Automotive
 cypr

 Clocks & Buffers
 Interface

 Interface
 cypr

 Lighting & Power Control
 cypr

 Memory
 c

PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/memory cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05473 Rev. \*O

Revised November 8, 2016

Page 18 of 18

All products and company names mentioned in this document may be the trademarks of their respective holders.