

# LM4871 Boomer® Audio Power Amplifier Series 3W Audio Power Amplifier with Shutdown Mode

Check for Samples: [LM4871](#)

## FEATURES

- No Output Coupling Capacitors, Bootstrap Capacitors, or Snubber Circuits Required
- Unity-gain Stable
- WSON, VSSOP, SOIC, or PDIP Packaging
- External Gain Configuration Capability
- Pin Compatible with the LM4861

## APPLICATIONS

- Portable Computers
- Desktop Computers
- Low Voltage Audio Systems

## KEY SPECIFICATIONS

- PO at 10% THD+N, 1kHz
  - LM4871LD: 3Ω, 4Ω Loads; 3W (typ), 2.5 W (typ)
  - All other LM4871 Packages: 8Ω load 1.5 W (typ)
- Shutdown Current 0.6μA (typ)
- Supply Voltage Range 2.0V to 5.5 V
- THD at 1kHz at 1W Continuous Average Output Power into 8Ω 0.5% (max)

## DESCRIPTION


The LM4871 is a mono bridged audio power amplifier capable of delivering 3W of continuous average power into a 3Ω load with less than 10% THD when powered by a 5V power supply (see Note). To conserve power in portable applications, the LM4871's micropower shutdown mode ( $I_Q = 0.6\mu\text{A}$ , typ) is activated when  $V_{DD}$  is applied to the SHUTDOWN pin.

Boomer audio power amplifiers are designed specifically to provide high power, high fidelity audio output. They require few external components and operate on low supply voltages from 2.0V to 5.5V. Since the LM4871 does not require output coupling capacitors, bootstrap capacitors, or snubber networks, it is ideally suited for low-power portable systems that require minimum volume and weight.


Additional LM4871 features include thermal shutdown protection, unity-gain stability, and external gain set.

**Note:** An LM4871LD that has been properly mounted to a circuit board will deliver 3W into 3Ω (at 10% THD). The other package options for the LM4871 will deliver 1.5W into 8Ω (at 10% THD). See the [Application Information](#) section for further information concerning the LM4871LD, LM4871MM, LM4871M, and the LM4871N.

## Connection Diagrams



**Figure 1. VSSOP, Small Outline, and PDIP Package Top View**  
See Package Number DGK0008A, D0008A, or D0008E




**Figure 2. WSON Package (Top View)**  
See Package Number NGN0008A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

## Typical Application



**Figure 3. Typical Audio Amplifier Application Circuit**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**Absolute Maximum Ratings<sup>(1)(2)</sup>**

Supply Voltage			6.0V
Supply Temperature			-65°C to +150°C
Input Voltage			-0.3V to V <sub>DD</sub> to +0.3V
Power Dissipation <sup>(3)</sup>			Internally Limited
ESD Susceptibility <sup>(4)</sup>			5000V
ESD Susceptibility <sup>(5)</sup>			250V
Junction Temperature			150°C
Soldering Information	Small Outline Package	Vapor Phase (60 sec.)	215°C
		Infrared (15 sec.)	220°C
θ <sub>JC</sub> (typ)—D0008A			35°C/W
θ <sub>JA</sub> (typ)—D0008A			140°C/W
θ <sub>JC</sub> (typ)—D0008E			37°C/W
θ <sub>JA</sub> (typ)—D0008E			107°C/W
θ <sub>JC</sub> (typ)—DGK0008A			56°C/W
θ <sub>JA</sub> (typ)—DGK0008A			210°C/W
θ <sub>JC</sub> (typ)—NGN0008A			4.3°C/W
θ <sub>JA</sub> (typ)—NGN0008A			56°C/W <sup>(6)</sup>

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>, θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable power dissipation is P<sub>DMAX</sub> = (T<sub>JMAX</sub> - T<sub>A</sub>) / θ<sub>JA</sub> or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4871, T<sub>JMAX</sub> = 150°C. For the θ<sub>JA</sub>'s for different packages, please see the [Application Information](#) section or the absolute maximum ratings section.
- (4) Human body model, 100pF discharged through a 1.5kΩ resistor.
- (5) Machine Model, 220pF–240pF discharged through all pins.
- (6) The given θ<sub>JA</sub> is for an LM4871 packaged in an NGN0008A with the Exposed-DAP soldered to an exposed 1in<sup>2</sup> area of 1oz printed circuit board copper.

**Operating Ratings**

Temperature Range T <sub>MIN</sub> ≤ T <sub>A</sub> ≤ T <sub>MAX</sub>	-40°C ≤ T <sub>A</sub> ≤ 85°C
Supply Voltage	2.0V ≤ V <sub>DD</sub> ≤ 5.5V

**Electrical Characteristics<sup>(1)(2)</sup>**

The following specifications apply for V<sub>DD</sub> = 5V and R<sub>L</sub> = 8Ω unless otherwise specified. Limits apply for T<sub>A</sub> = 25°C.

Symbol	Parameter	Conditions	LM4871			Units (Limits)
			Min <sup>(3)</sup>	Typical <sup>(4)</sup>	Limit <sup>(3)</sup>	
V <sub>DD</sub>	Supply Voltage		2.0		5.5	V
I <sub>DD</sub>	Quiescent Power Supply Current	V <sub>IN</sub> = 0V, I <sub>o</sub> = 0A		6.5	10.0	mA
I <sub>SD</sub>	Shutdown Current	V <sub>PIN1</sub> = V <sub>DD</sub>		0.6	2	μA
V <sub>OS</sub>	Output Offset Voltage	V <sub>IN</sub> = 0V		5.0	50	mV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (2) All voltages are measured with respect to the ground pin, unless otherwise specified.
- (3) Typicals are specified at 25°C and represent the parametric norm.
- (4) Limits are specified to TI's AOQL (Average Outgoing Quality Level).

## Electrical Characteristics<sup>(1)(2)</sup> (continued)

The following specifications apply for  $V_{DD} = 5V$  and  $R_L = 8\Omega$  unless otherwise specified. Limits apply for  $T_A = 25^\circ C$ .

Symbol	Parameter	Conditions	LM4871			Units (Limits)
			Min <sup>(3)</sup>	Typical <sup>(4)</sup>	Limit <sup>(3)</sup>	
P <sub>O</sub>	Output Power	THD = 1%, f = 1kHz LM4871LD, R <sub>L</sub> = 3Ω <sup>(5)</sup> LM4871LD, R <sub>L</sub> = 4Ω <sup>(5)</sup> LM4871, R <sub>L</sub> = 8Ω <sup>(5)</sup>		2.38 2 1.2		W
		THD+N = 10%, f = 1kHz LM4871LD, R <sub>L</sub> = 3Ω <sup>(5)</sup> LM4871LD, R <sub>L</sub> = 4Ω <sup>(5)</sup> LM4871, R <sub>L</sub> = 8Ω <sup>(5)</sup>		3 2.5 1.5		W
THD+N	Total Harmonic Distortion+Noise	20Hz ≤ f ≤ 20kHz, A <sub>VD</sub> = 2 LM4871LD, R <sub>L</sub> = 4Ω, P <sub>O</sub> = 1.6W LM4871, R <sub>L</sub> = 8Ω, P <sub>O</sub> = 1W		0.13 0.25		%
PSRR	Power Supply Rejection Ratio	V <sub>DD</sub> = 4.9V to 5.1V		60		dB

(5) When driving 3Ω or 4Ω loads from a 5V supply, the LM4871LD must be mounted to a circuit board.

## External Components Description

(Figure 3)

Components		Functional Description
1.	R <sub>i</sub>	Inverting input resistance that sets the closed-loop gain in conjunction with R <sub>f</sub> . This resistor also forms a high pass filter with C <sub>i</sub> at f <sub>c</sub> = 1/(2π R <sub>i</sub> C <sub>i</sub> ).
2.	C <sub>i</sub>	Input coupling capacitor that blocks the DC voltage at the amplifiers input terminals. Also creates a highpass filter with R <sub>i</sub> at f <sub>c</sub> = 1/(2π R <sub>i</sub> C <sub>i</sub> ). Refer to the section, <a href="#">Proper Selection of External Components</a> , for an explanation of how to determine the value of C <sub>i</sub> .
3.	R <sub>f</sub>	Feedback resistance that sets the closed-loop gain in conjunction with R <sub>i</sub> .
4.	C <sub>S</sub>	Supply bypass capacitor that provides power supply filtering. Refer to the <a href="#">Power Supply Bypassing</a> section for information concerning proper placement and selection of the supply bypass capacitor.
5.	C <sub>B</sub>	Bypass pin capacitor that provides half-supply filtering. Refer to the section, <a href="#">Proper Selection of External Components</a> , for information concerning proper placement and selection of C <sub>B</sub> .

### Typical Performance Characteristics NGN Specific Characteristics




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

This curve shows the LM4871LD's thermal dissipation ability at different ambient temperatures given the exposed-DAP of the part is soldered to a plane of 1oz. Cu with an area given in the label of each curve. This label also designates whether the plane exists on the same (top) layer as the chip, on the bottom layer, or on both layers. Infinite heatsink and unattached (no heatsink) conditions are also shown.

### Typical Performance Characteristics Non-NGN Specific Characteristics




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.

Typical Performance Characteristics

Non-NGN Specific Characteristics (continued)




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.

Typical Performance Characteristics

Non-NGN Specific Characteristics (continued)




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.



## APPLICATION INFORMATION

### EXPOSED-DAP PACKAGE PCB MOUNTING CONSIDERATION

The LM4871's exposed-DAP (die attach paddle) package (NGN) provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper traces, ground plane, and surrounding air. The result is a low voltage audio power amplifier that produces 2W at  $\leq 1\%$  THD with a 4 $\Omega$  load. This high power is achieved through careful consideration of necessary thermal design. Failing to optimize thermal design may compromise the LM4871's high power performance and activate unwanted, though necessary, thermal shutdown protection.

The NGN package must have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad is connected to a large plane of continuous unbroken copper. This plane forms a thermal mass, heat sink, and radiation area. Place the heat sink area on either outside plane in the case of a two-sided PCB, or on an inner layer of a board with more than two layers. Connect the DAP copper pad to the inner layer or backside copper heat sink area with 4(2x2) vias. The via diameter should be 0.012in-0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plating through the vias.

Best thermal performance is achieved with the largest practical heat sink area. If the heatsink and amplifier share the same PCB layer, a nominal 2.5in<sup>2</sup> area is necessary for 5V operation with a 4 $\Omega$  load. Heatsink areas not placed on the same PCB layer as the LM4871 should be 5in<sup>2</sup> (min) for the same supply voltage and load resistance. The last two area recommendations apply for 25°C ambient temperature. Increase the area to compensate for ambient temperatures above 25°C. The LM4871's power de-rating curve in the [Typical Performance Characteristics](#) shows the maximum power dissipation versus temperature. An example PCB layout for the NGN package is shown in the [Demonstration Board Layout](#) section. Further detailed and specific information concerning PCB layout, fabrication, and mounting an NGN (WSON) package is available from TI's Package Engineering Group under application note AN-1187 (Literature Number [SNOA401](#)).

### PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 3 $\Omega$ AND 4 $\Omega$ LOADS

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependant on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1 $\Omega$  trace resistance reduces the output power dissipated by a 4 $\Omega$  load from 2.0W to 1.95W. This problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.

### BRIDGE CONFIGURATION EXPLANATION

As shown in [Figure 3](#), the LM4871 has two operational amplifiers internally, allowing for a few different amplifier configurations. The first amplifier's gain is externally configurable; the second amplifier is internally fixed in a unity-gain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of  $R_f$  to  $R_i$  while the second amplifier's gain is fixed by the two internal 40k $\Omega$  resistors. [Figure 3](#) shows that the output of amplifier one serves as the input to amplifier two, which results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Consequently, the differential gain for the IC is

$$A_{VD} = 2 * (R_f / R_i) \quad (1)$$

By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of its load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping, please refer to the [Audio Power Amplifier Design](#) section.

Another advantage of the differential bridge output is no net DC voltage across load. This results from biasing  $V_{O1}$  and  $V_{O2}$  at the same DC voltage, in this case  $V_{DD}/2$ . This eliminates the coupling capacitor that single supply, single-ended amplifiers require. Eliminating an output coupling capacitor in a single-ended configuration forces a single supply amplifier's half-supply bias voltage across the load. The current flow created by the half-supply bias voltage increases internal IC power dissipation and may permanently damage loads such as speakers.

## POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. [Equation 2](#) states the maximum power dissipation point for a bridge amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = 4 \cdot (V_{DD})^2 / (2\pi^2 R_L) \quad (2)$$

Since the LM4871 has two operational amplifiers in one package, the maximum internal power dissipation is 4 times that of a single-ended amplifier. Even with this substantial increase in power dissipation, the LM4871 does not require heatsinking under most operating conditions and output loading. From [Equation 2](#), assuming a 5V power supply and an 8Ω load, the maximum power dissipation point is 625 mW. The maximum power dissipation point obtained from [Equation 2](#) must not be greater than the power dissipation that results from [Equation 3](#):

$$P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA} \quad (3)$$

For the SOIC package,  $\theta_{JA} = 140^\circ\text{C/W}$ , for the PDIP package,  $\theta_{JA} = 107^\circ\text{C/W}$ , and for the VSSOP package,  $\theta_{JA} = 210^\circ\text{C/W}$  assuming free air operation. For the NGN package soldered to a DAP pad that expands to a copper area of 1.0in<sup>2</sup> on a PCB, the LM4871's  $\theta_{JA}$  is 56°C/W.  $T_{JMAX} = 150^\circ\text{C}$  for the LM4871. The  $\theta_{JA}$  can be decreased by using some form of heat sinking. The resultant  $\theta_{JA}$  will be the summation of the  $\theta_{JC}$ ,  $\theta_{CS}$ , and  $\theta_{SA}$ .  $\theta_{JC}$  is the junction to case of the package (or to the exposed DAP, as is the case with the NGN package),  $\theta_{CS}$  is the case to heat sink thermal resistance and  $\theta_{SA}$  is the heat sink to ambient thermal resistance. By adding additional copper area around the LM4871, the  $\theta_{JA}$  can be reduced from its free air value for the SOIC and VSSOP packages. Increasing the copper area around the NGN package from 1.0in<sup>2</sup> to 2.0in<sup>2</sup> area results in a  $\theta_{JA}$  decrease to 46°C/W. Depending on the ambient temperature,  $T_A$ , and the  $\theta_{JA}$ , [Equation 3](#) can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of [Equation 2](#) is greater than that of [Equation 3](#), then either the supply voltage must be decreased, the load impedance increased, the  $\theta_{JA}$  decreased, or the ambient temperature reduced. For the typical application of a 5V power supply, with an 8Ω load, and no additional heatsinking, the maximum ambient temperature possible without violating the maximum junction temperature is approximately 61°C provided that device operation is around the maximum power dissipation point and assuming surface mount packaging. For the NGN package in a typical application of a 5V power supply, with a 4Ω load, and 1.0in<sup>2</sup> copper area soldered to the exposed DAP pad, the maximum ambient temperature is approximately 77°C providing device operation is around the maximum power dissipation point. Internal power dissipation is a function of output power. If typical operation is not around the maximum power dissipation point, the ambient temperature can be increased. Refer to the [Typical Performance Characteristics](#) curves for power dissipation information for different output powers and output loading.

## POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the LM4871 as possible. The capacitor connected between the bypass pin and ground improves the internal bias voltage's stability, producing improved PSRR. The improvements to PSRR increase as the bypass pin capacitor increases. Typical applications employ a 5V regulator with 10μF and a 0.1μF bypass capacitors which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4871 with a 1μF tantalum capacitor. The selection of bypass capacitors, especially  $C_B$ , is dependent upon PSRR requirements, click and pop performance as explained in the section, [Proper Selection of External Components](#), system cost, and size constraints.

## SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4871 contains a shutdown pin to externally turn off the amplifier's bias circuitry. This shutdown feature turns the amplifier off when a logic high is placed on the shutdown pin. The trigger point between a logic low and logic high level is typically half- supply. It is best to switch between ground and supply to provide maximum device performance. By switching the shutdown pin to  $V_{DD}$ , the LM4871 supply current draw will be minimized in idle mode. While the device will be disabled with shutdown pin voltages less than  $V_{DD}$ , the idle current may be greater than the typical value of 0.6 $\mu$ A. In either case, the shutdown pin should be tied to a definite voltage to avoid unwanted state changes.

In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry which provides a quick, smooth transition into shutdown. Another solution is to use a single-pole, single-throw switch in conjunction with an external pull-up resistor. When the switch is closed, the shutdown pin is connected to ground and enables the amplifier. If the switch is open, then the external pull-up resistor will disable the LM4871. This scheme ensures that the shutdown pin will not float thus preventing unwanted state changes.

## PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4871 is tolerant of external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4871 is unity-gain stable which gives a designer maximum system flexibility. The LM4871 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than 1  $V_{rms}$  are available from sources such as audio codecs. Please refer to the section, [Audio Power Amplifier Design](#), for a more complete explanation of proper gain selection.

Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in [Audio Power Amplifier Design](#). The input coupling capacitor,  $C_i$ , forms a first order high pass filter which limits low frequency response. This value should be chosen based on needed frequency response for a few distinct reasons.

### Selection Of Input Capacitor Size

Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100Hz to 150Hz. Thus, using a large input capacitor may not increase actual system performance.

In addition to system cost and size, click and pop performance is effected by the size of the input coupling capacitor,  $C_i$ . A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally  $1/2 V_{DD}$ ). This charge comes from the output via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized.

Besides minimizing the input capacitor size, careful consideration should be paid to the bypass capacitor value. Bypass capacitor,  $C_B$ , is the most critical component to minimize turn-on pops since it determines how fast the LM4871 turns on. The slower the LM4871's outputs ramp to their quiescent DC voltage (nominally  $1/2 V_{DD}$ ), the smaller the turn-on pop. Choosing  $C_B$  equal to 1.0 $\mu$ F along with a small value of  $C_i$  (in the range of 0.1 $\mu$ F to 0.39 $\mu$ F), should produce a virtually clickless and popless shutdown function. While the device will function properly, (no oscillations or motorboating), with  $C_B$  equal to 0.1 $\mu$ F, the device will be much more susceptible to turn-on clicks and pops. Thus, a value of  $C_B$  equal to 1.0 $\mu$ F is recommended in all but the most cost sensitive designs.

## AUDIO POWER AMPLIFIER DESIGN

### Design a 1W/8Ω Audio Amplifier

Given:

Power Output	1 Wrms
Load Impedance	8Ω
Input Level	1 Vrms
Input Impedance	20 kΩ
Bandwidth	100 Hz–20 kHz ± 0.25 dB

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the [Typical Performance Characteristics](#) section, the supply rail can be easily found. A second way to determine the minimum supply rail is to calculate the required  $V_{\text{opeak}}$  using [Equation 4](#) and add the output voltage. Using this method, the minimum supply voltage would be  $(V_{\text{opeak}} + (V_{\text{ODTOP}} + V_{\text{ODBOT}}))$ , where  $V_{\text{ODBOT}}$  and  $V_{\text{ODTOP}}$  are extrapolated from the Dropout Voltage vs Supply Voltage curve in the [Typical Performance Characteristics](#) section.

$$V_{\text{opeak}} = \sqrt{(2R_L P_O)} \quad (4)$$

Using the Output Power vs Supply Voltage graph for an 8Ω load, the minimum supply rail is 4.6V. But since 5V is a standard voltage in most applications, it is chosen for the supply rail. Extra supply voltage creates headroom that allows the LM4871 to reproduce peaks in excess of 1W without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the [POWER DISSIPATION](#) section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from [Equation 5](#).

$$A_{VD} \geq \sqrt{(P_O R_L)} / (V_{IN}) = V_{\text{orms}} / V_{\text{inrms}} \quad (5)$$

$$R_f / R_i = A_{VD} / 2 \quad (6)$$

From [Equation 5](#), the minimum  $A_{VD}$  is 2.83; use  $A_{VD} = 3$ .

Since the desired input impedance was 20kΩ, and with a  $A_{VD}$  impedance of 2, a ratio of 1.5:1 of  $R_f$  to  $R_i$  results in an allocation of  $R_i = 20\text{k}\Omega$  and  $R_f = 30\text{k}\Omega$ . The final design step is to address the bandwidth requirements which must be stated as a pair of -3dB frequency points. Five times away from a -3dB point is 0.17dB down from passband response which is better than the required ±0.25dB specified.

$$f_L = 100\text{Hz} / 5 = 20\text{Hz}$$

$$f_H = 20\text{kHz} * 5 = 100\text{kHz}$$

As stated in the [External Components Description](#) section,  $R_i$  in conjunction with  $C_i$  create a highpass filter.

$$C_i \geq 1 / (2\pi * 20\text{k}\Omega * 20\text{Hz}) = 0.397\mu\text{F}; \text{ use } 0.39\mu\text{F}$$

The high frequency pole is determined by the product of the desired frequency pole,  $f_H$ , and the differential gain,  $A_{VD}$ . With a  $A_{VD} = 3$  and  $f_H = 100\text{kHz}$ , the resulting GBWP = 150kHz which is much smaller than the LM4871 GBWP of 4MHz. This figure displays that if a designer has a need to design an amplifier with a higher differential gain, the LM4871 can still be used without running into bandwidth limitations.

Demonstration Board Layout




Figure 28. Recommended NGN PC Board Layout: Component-Side Silkscreen




Figure 29. Recommended NGN PC Board Layout: Component-Side Layout




Figure 30. Recommended NGN PC Board Layout: Bottom-Side Layout

LM4871 MDA MWA 3W Audio Power Amplifier With Shutdown Mode




Figure 31. Die Layout (C - Step)

## Die/Wafer Characteristics

Fabrication Attributes		General Die Information	
Physical Die Identification	LM4871C	Bond Pad Opening Size (min)	102 $\mu$ m x 102 $\mu$ m
Die Step	C	Bond Pad Metalization	0.5% COPPER_BAL. ALUMINUM
Physical Attributes		Passivation	NITRIDE
Wafer Diameter	150mm	Back Side Metal	BARE BACK
Dise Size (Drawn)	1372 $\mu$ m x 1758 $\mu$ m 54mils x 69mils	Back Side Connection	GND
Thickness	406 $\mu$ m Nominal		
Min Pitch	164 $\mu$ m Nominal		

### Special Assembly Requirements:

**Note: Actual die size is rounded to the nearest micron.**

Die Bond Pad Coordinate Locations (C - Step)						
(Referenced to die center, coordinates in $\mu$ m) NC = No Connection						
SIGNAL NAME	PAD# NUMBER	X/Y COORDINATES		PAD SIZE		
		X	Y	X		Y
SHUTDOWN	1	-559	541	102	x	102
BYPASS	2	-559	376	102	x	102
NC	3	-559	-45	102	x	210
INPUT +	4	-559	-248	102	x	102
INPUT -	5	-559	-486	102	x	102
GND	6	-476	-725	102	x	102
VOUT 1	7	-135	-598	102	x	210
GND	8	554	-686	102	x	102
VDD	9	554	-4	102	x	210
GND	10	554	568	102	x	102
VOUT 2	11	-135	598	102	x	210
GND	12	-473	752	102	x	102

---

**REVISION HISTORY**

<b>Changes from Revision E (May 2013) to Revision F</b>	<b>Page</b>
<hr/> <ul style="list-style-type: none"><li>• Changed layout of National Data Sheet to TI format .....</li></ul>	<hr/> <a href="#">14</a>

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM4871LD/NOPB	ACTIVE	WSON	NGN	8	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	L4871	<a href="#">Samples</a>
LM4871M	ACTIVE	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	4871	<a href="#">Samples</a>
LM4871M/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	4871	<a href="#">Samples</a>
LM4871MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	G71	<a href="#">Samples</a>
LM4871MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	G71	<a href="#">Samples</a>
LM4871MX	ACTIVE	SOIC	D	8	2500	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	4871	<a href="#">Samples</a>
LM4871MX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	4871	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4871LD/NOPB	WSON	NGN	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM4871MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM4871MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM4871MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM4871MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4871LD/NOPB	WSON	NGN	8	1000	208.0	191.0	35.0
LM4871MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM4871MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM4871MX	SOIC	D	8	2500	367.0	367.0	35.0
LM4871MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM4871M	D	SOIC	8	95	495	8	4064	3.05
LM4871M	D	SOIC	8	95	495	8	4064	3.05
LM4871M/NOPB	D	SOIC	8	95	495	8	4064	3.05



4214794/A 11/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


NGN0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214794/A 11/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sl原因271](http://www.ti.com/lit/sl原因271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

NGN0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:  
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X

4214794/A 11/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# DGK0008A



# PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGK0008A

<sup>TM</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGK0008A

<sup>TM</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated