Complementary Darlington Power Transistor

DPAK For Surface Mount Applications

Designed for general purpose amplifier and low speed switching applications.

Features

- Monolithic Construction With Built-in Base-Emitter Shunt Resistors
- High DC Current Gain: $h_{FE} = 2500$ (Typ) @ $I_C = 4.0$ Adc
- Epoxy Meets UL 94 V-0 @ 0.125 in.
- ESD Ratings:
 - ♦ Human Body Model, 3B > 8000 V
 - ◆ Machine Model, C > 400 V
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- These are Pb-Free Devices*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	V _{CEO}	120	Vdc
Collector-Base Voltage	V _{CB}	120	Vdc
Emitter-Base Voltage	V _{EB}	5	Vdc
Collector Current Continuous Peak	l _C	8 16	Adc
Base Current	I _B	120	mAdc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	20 0.16	W/°C
Total Power Dissipation* @ T _A = 25°C Derate above 25°C	P _D	1.75 0.014	W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	6.25	°C/W
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{\theta JA}$	71.4	°C/W

These ratings are applicable when surface mounted on the minimum pad sizes recommended.



ON Semiconductor®

www.onsemi.com

SILICON POWER TRANSISTOR 8 AMPERES 120 VOLTS, 20 WATTS



DPAK CASE 369C STYLE 1

MARKING DIAGRAM

Base 1	AYWW	
Collector 2 □	J128G	4
Emitter 3 🖂	/	

A = Assembly Location

Y = Year WW = Work Week J128 = Device Code G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
MJD128T4G	DPAK (Pb-Free)	2,500/Tape & Reel
NJVMJD128T4G	DPAK (Pb-Free)	2,500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector–Emitter Sustaining Voltage $(I_C = 30 \text{ mAdc}, I_B = 0)$	V _{CEO(sus)}	120	_	Vdc
Collector Cutoff Current (V _{CE} = 120 Vdc, I _B = 0)	ICEO	_	5	mA
Collector Cutoff Current (V _{CB} = 100 Vdc, I _E = 0)	I _{CBO}	_	10	μAdc
Emitter Cutoff Current (V _{BE} = 5 Vdc, I _C = 0)	I _{EBO}	_	2	mAdc
ON CHARACTERISTICS	<u>.</u>			
DC Current Gain ($I_C = 4$ Adc, $V_{CE} = 4$ Vdc) ($I_C = 8$ Adc, $V_{CE} = 4$ Vdc)	h _{FE}	1000 100	12,000	_
Collector–Emitter Saturation Voltage (I _C = 4 Adc, I _B = 16 mAdc) (I _C = 8 Adc, I _B = 80 mAdc)	V _{CE(sat)}		2 4	Vdc
Base–Emitter Saturation Voltage (1) (I _C = 8 Adc, I _B = 80 mAdc)	V _{BE(sat)}	-	4.5	Vdc
Base–Emitter On Voltage (I _C = 4 Adc, V _{CE} = 4 Vdc)	V _{BE(on)}	_	2.8	Vdc
DYNAMIC CHARACTERISTICS	<u>.</u>			
Current–Gain–Bandwidth Product (I _C = 3 Adc, V _{CE} = 4 Vdc, f = 1 MHz)	h _{fe}	4	_	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	-	300	pF
Small-Signal Current Gain (I _C = 3 Adc, V _{CE} = 4 Vdc, f = 1 kHz)	h _{fe}	300	-	_

^{2.} Pulse Test: Pulse Width $\leq 300 \,\mu\text{s}$, Duty Cycle $\leq 2\%$.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Small-Signal Current Gain

Figure 6. Collector Cut-Off Region




Figure 8. Capacitance




Figure 9. Switching Times Test Circuit

Figure 10. Switching Times




Figure 11. Thermal Response




Figure 12. Maximum Forward Bias Safe Operating REA

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_{J(pk)} = 150^{\circ}C$; T_{C} is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.








Figure 13. Darlington Schematic

DATE 21 JUL 2015










BOTTOM VIEW ALTERNATE CONSTRUCTIONS

STYLE 1: PIN 1. BASE 2. COLLE 3. EMITTI 4. COLLE	ER 3. SOL	AIN 2. CATI JRCE 3. ANO	HODE 2. ANODE DE 3. GATE	STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE
STYLE 6:	STYLE 7:	3. ANODE	STYLE 9:	STYLE 10:
PIN 1. MT1	PIN 1. GATE		PIN 1. ANODE	PIN 1. CATHODE
2. MT2	2. COLLECTOR		2. CATHODE	2. ANODE
3. GATE	3. EMITTER		3. RESISTOR ADJUST	3. CATHODE
4. MT2	4. COLLECTOR		4. CATHODE	4. ANODE

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

z

- IOTES. 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-

- MENSIONS b3, L3 and Z.


 Jimensions b And E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

 MENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

 6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

		INCHES		MILLIM	IETERS
	DIM	MIN	MAX	MIN	MAX
	Α	0.086	0.094	2.18	2.38
	A1	0.000	0.005	0.00	0.13
	b	0.025	0.035	0.63	0.89
ĺ	b2	0.028	0.045	0.72	1.14
	b3	0.180	0.215	4.57	5.46
	С	0.018	0.024	0.46	0.61
	c2	0.018	0.024	0.46	0.61
	D	0.235	0.245	5.97	6.22
	Е	0.250	0.265	6.35	6.73
	е	0.090	BSC	2.29	BSC
	Н	0.370	0.410	9.40	10.41
	L	0.055	0.070	1.40	1.78
	L1	0.114	REF	2.90	REF
ĺ	L2	0.020	BSC	0.51	BSC
	L3	0.035	0.050	0.89	1.27
	L4		0.040		1.01
	Z	0.155		3.93	

GENERIC MARKING DIAGRAM*



XXXXXX = Device Code = Assembly Location Α L = Wafer Lot Υ = Year

WW = Work Week G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98AON10527D	E
STATUS:	ON SEMICONDUCTOR STANDARD	a ve
NEW STANDARD:	REF TO JEDEC TO-252	"(
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOU	NT

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

PAGE 1 OF 2



DOCUMENT	NUMBER:
98AON10527	7D

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
Α	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAMBALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative