

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

FEATURES:

- 64 x 8-bit organization (IDT72420)
- 256 x 8-bit organization (IDT72200)
- 512 x 8-bit organization (IDT72210)
- 1,024 x 8-bit organization (IDT72220)
- 2,048 x 8-bit organization (IDT72230)
- 4,096 x 8-bit organization (IDT72240)
- 10 ns read/write cycle time (IDT72420/72200/72210/72220/72230/72240)
- Read and Write Clocks can be asynchronous or coincidental
- Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Almost-Empty and Almost-Full flags set to Empty+7 and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Produced with advanced submicron CMOS technology
- Available in 28-pin 300 mil plastic DIP
- For surface mount product please see the IDT72421/72201/72211/72221/72231/72241 data sheet
- Green parts available, see ordering information

DESCRIPTION:


The IDT72420/72200/72210/72220/72230/72240 SyncFIFO™ are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These devices have a 64, 256, 512, 1,024, 2,048, and 4,096 x 8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs, such as graphics, Local Area Networks (LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a Write Enable pin ( $\overline{WEN}$ ). Data is written into the Synchronous FIFO on every clock when  $\overline{WEN}$  is asserted. The output port is controlled by another clock pin (RCLK) and a Read Enable pin ( $\overline{REN}$ ). The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An Output Enable pin ( $\overline{OE}$ ) is provided on the read port for three-state control of the output.

These Synchronous FIFOs have two endpoint flags, Empty ( $\overline{EF}$ ) and Full ( $\overline{FF}$ ). Two partial flags, Almost-Empty ( $\overline{AE}$ ) and Almost-Full ( $\overline{AF}$ ), are provided for improved system control. The partial ( $\overline{AE}$ ) flags are set to Empty+7 and Full-7 for  $\overline{AE}$  and  $\overline{AF}$  respectively.


These FIFOs are fabricated using high-speed submicron CMOS technology.

FUNCTIONAL BLOCK DIAGRAM



2680 drw01

## PIN CONFIGURATION



PLASTIC THIN DIP (P28-2, order code: TP)  
TOP VIEW

## PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D <sub>0</sub> - D <sub>7</sub>	Data Inputs	I	Data inputs for a 8-bit bus.
$\overline{RS}$	Reset	I	When $\overline{RS}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{FF}$ and $\overline{AF}$ go HIGH, and $\overline{AE}$ and $\overline{EF}$ go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	I	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when $\overline{WEN}$ is asserted.
$\overline{WEN}$	Write Enable	I	When $\overline{WEN}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. Data will not be written into the FIFO if the $\overline{FF}$ is LOW.
Q <sub>0</sub> - Q <sub>7</sub>	Data Outputs	O	Data outputs for a 8-bit bus.
RCLK	Read Clock	I	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{REN}$ is asserted.
$\overline{REN}$	Read Enable	I	When $\overline{REN}$ is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the $\overline{EF}$ is LOW.
$\overline{OE}$	Output Enable	I	When $\overline{OE}$ is LOW, the data output bus is active. If $\overline{OE}$ is HIGH, the output data bus will be in a high-impedance state.
$\overline{EF}$	Empty Flag	O	When $\overline{EF}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{EF}$ is HIGH, the FIFO is not empty. $\overline{EF}$ is synchronized to RCLK.
$\overline{AE}$	Almost-Empty Flag	O	When $\overline{AE}$ is LOW, the FIFO is almost empty based on the offset Empty+7. $\overline{AE}$ is synchronized to RCLK.
$\overline{AF}$	Almost-Full Flag	O	When $\overline{AF}$ is LOW, the FIFO is almost full based on the offset Full-7. $\overline{AF}$ is synchronized to WCLK.
$\overline{FF}$	Full Flag	O	When $\overline{FF}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{FF}$ is HIGH, the FIFO is not full. $\overline{FF}$ is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Com'l & Ind'l	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
I <sub>OUT</sub>	DC Output Current	-50 to +50	mA

### NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage Commercial	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage Commercial	2.0	—	—	V
V <sub>IL</sub>	Input Low Voltage Commercial	—	—	0.8	V
T <sub>A</sub>	Operating Temperature Commercial	0	—	70	°C

## DC ELECTRICAL CHARACTERISTICS

(Commercial: V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = 0°C to +70°C)

Symbol	Parameter	IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240 Commercial t <sub>CLK</sub> = 10, 15, 25 ns			
		Min.	Typ.	Max.	Unit
I <sub>LI</sub> <sup>(1)</sup>	Input Leakage Current (any input)	-1	—	1	μA
I <sub>LO</sub> <sup>(2)</sup>	Output Leakage Current	-10	—	10	μA
V <sub>OH</sub>	Output Logic "1" Voltage, I <sub>OH</sub> = -2 mA	2.4	—	—	V
V <sub>OL</sub>	Output Logic "0" Voltage, I <sub>OL</sub> = 8 mA	—	—	0.4	V
I <sub>CC1</sub> <sup>(3,4,5)</sup>	Active Power Supply Current	—	—	40	mA
I <sub>CC2</sub> <sup>(3,6)</sup>	Standby Current	—	—	5	mA

### NOTES:

- Measurements with  $0.4 \leq V_{IN} \leq V_{CC}$ .
- $\overline{OE} \geq V_{IH}$ ,  $0.4 \leq V_{OUT} \leq V_{CC}$ .
- Tested with outputs open (I<sub>OUT</sub> = 0).
- RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
- Typical I<sub>CC1</sub> =  $1.7 + 0.7 \cdot f_s + 0.02 \cdot C_L \cdot f_s$  (in mA).  
These equations are valid under the following conditions:  
V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, f<sub>s</sub> = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at f<sub>s</sub>/2, C<sub>L</sub> = capacitive load (in pF).
- All Inputs = V<sub>CC</sub> - 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = 5V ± 10%, TA = 0°C to + 70°C)

Symbol	Parameter	Commercial						Unit
		IDT72420L10 IDT72200L10 IDT72210L10 IDT72220L10 IDT72230L10 IDT72240L10		IDT72420L15 IDT72200L15 IDT72210L15 IDT72220L15 IDT72230L15 IDT72240L15		IDT72420L25 IDT72200L25 IDT72210L25 IDT72220L25 IDT72230L25 IDT72240L25		
		Min.	Max.	Min.	Max.	Min.	Max.	
fs	Clock Cycle Frequency	—	100	—	66.7	—	40	MHz
tA	Data Access Time	2	6.5	2	10	2	15	ns
tCLK	Clock Cycle Time	10	—	15	—	25	—	ns
tCLKH	Clock High Time	4.5	—	6	—	10	—	ns
tCLKL	Clock Low Time	4.5	—	6	—	10	—	ns
tDS	Data Setup Time	3	—	4	—	6	—	ns
tDH	Data Hold Time	0.5	—	1	—	1	—	ns
tENS	Enable Setup Time	3	—	4	—	6	—	ns
tENH	Enable Hold Time	0.5	—	1	—	1	—	ns
tRS	Reset Pulse Width <sup>(1)</sup>	10	—	15	—	15	—	ns
tRSS	Reset Setup Time	8	—	10	—	15	—	ns
tRSR	Reset Recovery Time	8	—	10	—	15	—	ns
tRSF	Reset to Flag and Output Time	—	10	—	15	—	25	ns
tOLZ	Output Enable to Output in Low-Z <sup>(2)</sup>	0	—	0	—	0	—	ns
tOE	Output Enable to Output Valid	2	6	3	8	3	13	ns
tOHZ	Output Enable to Output in High-Z <sup>(2)</sup>	2	6	3	8	3	13	ns
tWFF	Write Clock to Full Flag	—	6.5	—	10	—	15	ns
tREF	Read Clock to Empty Flag	—	6.5	—	10	—	15	ns
tAF	Write Clock to Almost-Full Flag	—	6.5	—	10	—	15	ns
tAE	Read Clock to Almost-Empty Flag	—	6.5	—	10	—	15	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	4	—	6	—	10	—	ns
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	10	—	15	—	18	—	ns

### NOTES:

1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

## CAPACITANCE (TA = +25°C, f = 1.0 MHz)


Symbol	Parameter	Conditions	Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	pF
COU <sup>(1,2)</sup>	Output Capacitance	VOUT = 0V	10	pF

### NOTES:

1. With output deselected. ( $\overline{OE} \geq V_{IH}$ )
2. Characterized values, not currently tested.

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1



or equivalent circuit

**Figure 1. Output Load**

\*Includes jig and scope capacitances.

## SIGNAL DESCRIPTIONS

### INPUTS:

**Data In (D0–D7)** — Data inputs for 8-bit wide data.

### CONTROLS:

**RESET ( $\overline{RS}$ )** — Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag ( $\overline{FF}$ ) and Almost-Full Flag ( $\overline{AF}$ ) will be reset to HIGH after  $t_{RSF}$ . The Empty Flag ( $\overline{EF}$ ) and Almost-Empty Flag ( $\overline{AE}$ ) will be reset to LOW after  $t_{RSF}$ . During reset, the output register is initialized to all zeros.

**WRITE CLOCK (WCLK)** — A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the Write Clock. The Full Flag ( $\overline{FF}$ ) and Almost-Full Flag ( $\overline{AF}$ ) are synchronized with respect to the LOW-to-HIGH transition of the Write Clock.

The Write and Read Clocks can be asynchronous or coincident.

**WRITE ENABLE ( $\overline{WEN}$ )** — When Write Enable ( $\overline{WEN}$ ) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every Write Clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable ( $\overline{WEN}$ ) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ( $\overline{FF}$ ) will go HIGH after  $t_{WFF}$ , allowing a valid write to begin. Write Enable ( $\overline{WEN}$ ) is ignored when the FIFO is full.

**READ CLOCK (RCLK)** — Data can be read on the outputs on the LOW-to-HIGH transition of the Read Clock (RCLK). The Empty Flag ( $\overline{EF}$ ) and Almost-Empty flag ( $\overline{AE}$ ) are synchronized with respect to the LOW-to-HIGH transition of the Read Clock.

The Write and Read Clocks can be asynchronous or coincident.

**READ ENABLE ( $\overline{REN}$ )** — When Read Enable ( $\overline{REN}$ ) is LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the Read Clock (RCLK).

When Read Enable ( $\overline{REN}$ ) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag ( $\overline{EF}$ ) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{EF}$ ) will go HIGH after  $t_{REF}$  and a valid read can begin. Read Enable ( $\overline{REN}$ ) is ignored when the FIFO is empty.

**OUTPUT ENABLE ( $\overline{OE}$ )** — When Output Enable ( $\overline{OE}$ ) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable ( $\overline{OE}$ ) is disabled (HIGH), the Q output data bus is in a high-impedance state.

### OUTPUTS:

**FULL FLAG ( $\overline{FF}$ )** — The Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset ( $\overline{RS}$ ), the Full Flag ( $\overline{FF}$ ) will go LOW after 64 writes for the IDT72420, 256 writes for the IDT72200, 512 writes for the IDT72210, 1,024 writes for the IDT72220, 2,048 writes for the IDT72230, and 4,096 writes for the IDT72240.

The Full Flag ( $\overline{FF}$ ) is synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).

**EMPTY FLAG ( $\overline{EF}$ )** — The Empty Flag ( $\overline{EF}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag ( $\overline{EF}$ ) is synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

**ALMOST-FULL FLAG ( $\overline{AF}$ )** — The Almost-Full Flag ( $\overline{AF}$ ) will go LOW when the FIFO reaches the almost-full condition. If no reads are performed after Reset ( $\overline{RS}$ ), the Almost-Full Flag ( $\overline{AF}$ ) will go LOW after 57 writes for the IDT72420, 249 writes for the IDT72200, 505 writes for the IDT72210, 1,017 writes for the IDT72220, 2,041 writes for the IDT72230 and 4,089 writes for the IDT72240.

The Almost-Full Flag ( $\overline{AF}$ ) is synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).


**ALMOST-EMPTY FLAG ( $\overline{AE}$ )** — The Almost-Empty Flag ( $\overline{AE}$ ) will go LOW when the FIFO reaches the almost-empty condition. If no reads are performed after Reset ( $\overline{RS}$ ), the Almost-Empty Flag ( $\overline{AE}$ ) will go HIGH after 8 writes for the IDT72420, IDT72200, IDT72210, IDT72220, IDT72230 and IDT72240.

The Almost-Empty Flag ( $\overline{AE}$ ) is synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

**DATA OUTPUTS (Q0–Q7)** — Data outputs for 8-bit wide data.

TABLE 1 — STATUS FLAGS


Number of Words in FIFO						$\overline{FF}$	$\overline{AF}$	$\overline{AE}$	$\overline{EF}$
IDT72420	IDT72200	IDT72210	IDT72220	IDT72230	IDT72240				
0	0	0	0	0	0	H	H	L	L
1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	H	H	L	H
8 to 56	8 to 248	8 to 504	8 to 1,016	8 to 2,040	8 to 4,088	H	H	H	H
57 to 63	249 to 255	505 to 511	1,017 to 1,023	2,041 to 2,047	4,089 to 4,095	H	L	H	H
64	256	512	1,024	2,048	4,096	L	L	H	H



NOTES:


1. After reset, the outputs will be LOW if  $\overline{OE} = 0$  and three-state if  $\overline{OE} = 1$ .
2. The Clocks (RCLK, WCLK) can be free-running during reset.

Figure 2. Reset Timing



- NOTE:
1.  $t_{SKEW1}$  is the minimum time between a rising RCLK edge and a rising WCLK edge for  $\overline{FF}$  to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than  $t_{SKEW1}$ , then  $\overline{FF}$  may not change state until the next WCLK edge.


Figure 3. Write Cycle Timing



2680 drw 06

**NOTE:**  
 1.  $t_{SKEW1}$  is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than  $t_{SKEW1}$ , then EF may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing



2680 drw 07

**NOTE:**  
 1. When  $t_{SKEW1} \geq$  minimum specification,  $t_{FRL}$  maximum =  $t_{CLK} + t_{SKEW1}$   
 $t_{SKEW1} <$  minimum specification,  $t_{FRL}$  maximum =  $2t_{CLK} + t_{SKEW1}$  or  $t_{CLK} + t_{SKEW1}$   
 The Latency Timing apply only at the Empty Boundary (EF = LOW).

Figure 5. First Data Word Latency Timing





Figure 6. Full Flag Timing




NOTE:

- When  $t_{SKEW1} \geq$  minimum specification,  $t_{FRL}^{(1)}$  maximum =  $t_{CLK} + t_{SKEW1}$   
 $t_{SKEW1} <$  minimum specification,  $t_{FRL}^{(1)}$  maximum =  $2t_{CLK} + t_{SKEW1}$  or  $t_{CLK} + t_{SKEW1}$   
 The Latency Timing apply only at the Empty Boundary ( $EF = LOW$ ).

Figure 7. Empty Flag Timing






2680 drw10

**NOTES:**

1.  $tsKEW2$  is the minimum time between a rising RCLK edge and a rising WCLK edge for  $\overline{AF}$  to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than  $tsKEW2$ , then  $\overline{AF}$  may not change state until the next WCLK edge.
2. If a write is performed on this rising edge of the Write Clock, there will be Full - 7 words in the FIFO when  $\overline{AF}$  goes LOW.

Figure 8. Almost Full Flag Timing



2680 drw 11

**NOTES:**

1.  $tsKEW2$  is the minimum time between a rising WCLK edge and a rising RCLK edge for  $\overline{AE}$  to change during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than  $tsKEW2$ , then  $\overline{AE}$  may not change state until the next RCLK edge.
2. If a read is performed on this rising edge of the Read Clock, there will be Empty + 7 words in the FIFO when  $\overline{AE}$  goes LOW.

Figure 9. Almost Empty Flag Timing

## OPERATING CONFIGURATIONS

**SINGLE DEVICE CONFIGURATION** - A single IDT72420/72200/72210/72220/72230/72240 may be used when the application requirements are for 64/256/512/1,024/2,048/4,096 words or less. See Figure 10.




Figure 10. Block Diagram of Single 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8, 4,096 x 8 Synchronous FIFO

**WIDTH EXPANSION CONFIGURATION** - Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the endpoint status flags ( $\overline{EF}$  and  $\overline{FF}$ ). The partial status flags ( $\overline{AE}$  and  $\overline{AF}$ ) can be detected from

any one device. Figure 11 demonstrates a 16-bit word width by using two IDT72420/72200/72210/72220/72230/72240s. Any word width can be attained by adding additional IDT72420/72200/72210/72220/72230/72240s.




Figure 11. Block Diagram of 64 x 16, 256 x 16, 512 x 16, 1,024 x 16, 2,048 x 16, 4,096 x 16 Synchronous FIFO Used in a Width Expansion Configuration


## DEPTH EXPANSION

The IDT72420/72200/72210/72220/72230/72240 can be adapted to applications when the requirements are for greater than 64/256/512/1,024/2,048/4,096 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the expansion logic

alternate data accesses from one device to the next in a sequential manner.

Please see the Application Note "DEPTH EXPANSION IDT'S SYNCHRONOUS FIFOs USING RING COUNTER APPROACH" for details of this configuration.

## ORDERING INFORMATION



2680 drw14

### NOTES:

- Industrial temperature range is available by special order.
- Green parts are available. For specific speeds and packages contact your sales office.  
LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

## DATASHEET DOCUMENT HISTORY

10/03/2000	pgs. 1, 3, 4 and 11.
05/01/2001	pgs. 1, 2, 3, 4 and 11.
02/10/2006	pgs. 1 and 11.
01/08/2009	pg. 11.
07/25/2013	pgs. 1, 3, 9 and 10.
02/12/2018	Product Discontinuation Notice - PDN# SP-17-02 Last time buy expires June 15, 2018.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.