

Data sheet acquired from Harris Semiconductor SCHS199C

February 1998 - Revised August 2004

High-Speed CMOS Logic Quad Bilateral Switch

Features

•	Wide Analo	g-Input-Voltag	e Range	0V to	10V
---	------------	----------------	---------	-------	-----

• Low "ON" Resistance

-	45 Ω (Typ)	\dots $V_{CC} = 4.5V$
-	35 Ω (Typ)	V _{CC} = 6V
-	30 Ω (Typ)	1fcV _{CC} = 9V

- Fast Switching and Propagation Delay Times
- Low "OFF" Leakage Current
- · Built-In "Break-Before-Make" Switching
- Suitable for Sample and Hold Applications
- Wide Operating Temperature Range . . . -55°C to 125°C
- HC Types
 - 2V to 10V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V

Description

The CD74HC4016 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

Each switch has two input/output terminals (nY, nZ) and an active high enable input (nE). Current through the switch will not cause additional V_{CC} current provided the analog voltage is maintained between V_{CC} and GND.


Ordering Information

PART NUMBER	TEMP. RANGE (^O C)	PACKAGE
CD74HC4016E	-55 to 125	14 Ld PDIP
CD74HC4016M	-55 to 125	14 Ld SOIC
CD74HC4016MT	-55 to 125	14 Ld SOIC
CD74HC4016M96	-55 to 125	14 Ld SOIC
CD74HC4016PW	-55 to 125	14 Ld TSSOP
CD74HC4016PWR	-55 to 125	14 Ld TSSOP

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250


Pinout

CD74HC4016 (PDIP, SOIC, TSSOP) TOP VIEW



CD74HC4016

Functional Diagram




TRUTH TABLE

INPUT nE	SWITCH
L	OFF
Н	ON

H = High Level Voltage L = Low Level Voltage

Logic Diagram



CD74HC4016

Absolute Maximum Ratings

DC Supply Voltage, V $_{CC}$... -0.5V to 7V DC Input Diode Current, I $_{IK}$ For V $_{I}$ <-0.5V or V $_{I}$ > V $_{CC}$ + 0.5V ± 20 mA DC Drain Current, per Output, I $_{O}$ For -0.5V < V $_{O}$ < V $_{CC}$ + 0.5V ± 25 mA DC Output Diode Current, I $_{OK}$ For V $_{O}$ <-0.5V or V $_{O}$ > V $_{CC}$ + 0.5V ± 20 mA DC Output Source or Sink Current per Output Pin, I $_{O}$ For V $_{O}$ >-0.5V or V $_{O}$ < V $_{CC}$ + 0.5V ± 25 mA DC V $_{CC}$ or Ground Current, I $_{CC}$... ± 25 mA

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (°C/W)
E (PDIP) Package	80
M (SOIC) Package	86
PW (TSSOP) Package	96
Maximum Junction Temperature (Plastic Package)	150 ^o C
Maximum Storage Temperature Range65	5°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C

Operating Conditions

Temperature Range, T _A 55	^o C to 125 ^o C
Supply Voltage Range, V _{CC}	
HC Types	2V to 10V
DC Input or Output Voltage, V _I , V _O	. 0V to V_{CC}
Input Rise and Fall Time	
2V	000ns (Max)
4.5V	500ns (Max)
6V	400ns (Max)
9V	250ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implie

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

		TES	CONDIT	IONS		25°C		-40°C TO 85°C		-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	V _{IS} (V)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	٧
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	i	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
"ON" Resistance	R _{ON}	V _{IH} or V _{IL}	V _{CC} or	4.5	ı	45	180	i	225	-	270	Ω
I _O = 1mA			GND	6	ı	35	160	ı	200	-	240	Ω
				9	-	30	135	-	170	-	205	Ω
				4.5	-	85	320	-	400	-	480	Ω
				6	-	55	240	i	300	-	360	Ω
				9	-	35	170	-	215	-	255	Ω
Maximum "ON" Resistance Between	ΔR _{ON}	V _{IL} or	V _{CC} or GND	4.5	-	10	-	-	-	-	-	Ω
Any Two Switches		V _{IH}	GND	6	-	8.5	-	-	-	-	-	Ω
Switch Off Leakage	I _{IZ}	En =	V _{CC} or	6	-	-	±0.1	-	±1	-	±1	μА
Current		GND	GND	10	-	-	±0.1	-	±1	-	±1	μА
Logic Input Leakage Current	II	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μА

CD74HC4016

DC Electrical Specifications (Continued)

		TEST	CONDIT	25°C			-40°C TO 85°C		-55°C TO 125°C			
PARAMETER	SYMBOL	V _I (V)	V _{IS} (V)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device	Icc	V _{CC} or	V _{CC} or	6	-	-	2	-	20	-	40	μА
Current I _O = 0mA		GND	GND	10	-	-	16	-	160	-	320	μА

Switching Specifications Input t_r , $t_f = 6ns$

		TEST	v _{cc}		25°C		-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	60	-	75	-	90	ns
Switch In to Switch Out			4.5	-	-	12	-	15	-	18	ns
		C _L = 15pF	5	-	4	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	10	-	13	-	15	ns
			9	-	-	8	-	10	-	12	ns
Propagation Delay,	t _{PZH} , t _{PZL}	C _L = 50pF	2	-	-	190	-	240	-	285	ns
Switch Turn-On En to Out			4.5	-	-	38	-	48	-	57	ns
		C _L = 15pF	5	-	16	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	32	-	41	-	48	ns
			9	-	-	28	-	35	-	42	ns
Propagation Delay,	t _{PHZ} , t _{PLZ}	C _L = 50pF	2	-	-	145	-	180	-	220	ns
Switch Turn-Off En to Out			4.5	-	-	29	-	36	-	44	ns
		C _L = 15pF	5	-	12	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	25	-	31	-	38	ns
			9	-	-	22	-	28	-	33	ns
Input Capacitance	C _I	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 2, 3)	C _{PD}	-	5	-	12	-	-	-	-	-	pF

NOTES:

- 2. $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per package.
- P_D = C_{PD} V_{CC}² f_i + Σ (C_L + C_S) V_{CC}² f_o where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, C_S = switch capacitance, V_{CC} = supply voltage.

Analog Channel Specifications $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	V _{CC} (V)	CD74HC4016	UNITS
Switch Frequency Response Bandwidth at -3dB Figure 3	Figure 6, Notes 4, 5	4.5	>200	MHz
Crosstalk Between Any Two Switches, Figure 4	Figure 5, Notes 5, 6	4.5	TBE	dB
Total Harmonic Distortion	1kHz, V _{IS} = 4V _{P-P} Figure 7	4, 5	0.078	%
	1kHz, V _{IS} = 8V _{P-P} Figure 7	9	0.018	%

Analog Channel Specifications $T_A = 25^{\circ}C$ (Continued)

PARAMETER	TEST CONDITIONS	V _{CC} (V)	CD74HC4016	UNITS
Control to Switch Feedthrough Noise	Figure 8	4.5	TBE	mV
		9	TBE	mV
Switch "OFF" Signal Feedthrough, Figure 4	Figure 9, Notes 5, 6	4.5	-62	dB
Switch Input Capacitance, C _S		-	5	pF

NOTES:

- 4. Adjust input level for 0dBm at output, f = 1MHz.
- 5. $V_{\mbox{\scriptsize IS}}$ is centered at $V_{\mbox{\scriptsize CC}}/2$.
- 6. Adjust input for 0dBm at $V_{\mbox{\scriptsize IS}}.$

Typical Performance Curves




FIGURE 1. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL VOLTAGE




FIGURE 3. SWITCH FREQUENCY RESPONSE




FIGURE 2. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL VOLTAGE





FIGURE 4. SWITCH-OFF SIGNAL FEEDTHROUGH AND CROSSTALK vs FREQUENCY

Analog Test Circuits







FIGURE 5. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT







FIGURE 6. FREQUENCY RESPONSE TEST CIRCUIT

FIGURE 7. TOTAL HARMONIC DISTORTION TEST CIRCUIT







FIGURE 8. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT

FIGURE 9. SWITCH OFF SIGNAL FEEDTHROUGH

Test Circuits and Waveforms






FIGURE 10. HC/HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

FIGURE 11. SWITCH TURN-ON AND TURN-OFF PROPAGATION DELAY TIMES





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC4016E	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4016E	Samples
CD74HC4016M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4016M	Samples
CD74HC4016MT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4016M	Samples
CD74HC4016PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP14	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Nov-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4016M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HC4016MT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Nov-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CD74HC4016M96	SOIC	D	14	2500	367.0	367.0	38.0	
CD74HC4016MT	SOIC	D	14	250	210.0	185.0	35.0	

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated