









#### THS4031, THS4032

SLOS224I-JULY 1999-REVISED MAY 2018

## THS403x 100-MHz Low-Noise High-Speed Amplifiers


#### 1 Features

- Ultra-Low 1.6 nV/VHz Voltage Noise
- High Speed:
  - 100-MHz Bandwidth [G = 2 (-1), -3 dB]
  - 100-V/µs Slew Rate
- Very Low Distortion
  - THD = -72 dBc (f = 1 MHz, R<sub>L</sub> = 150 Ω)
  - THD = -90 dBc (f = 1 MHz,  $R_L = 1 k\Omega$ )
- Low 0.5-mV (Typical) Input Offset Voltage
- 90-mA Output Current Drive (Typical)
- Typical Operation from ±5 V to ±15 V
- Available in Standard SOIC and MSOP-PowerPAD<sup>™</sup>, Packages
- Evaluation Module Available

### 2 Applications

- Low-Noise, Wideband Amplifier for Industrial Applications
- Voltage-Controlled Oscillators
- Active Filters
- Video Amplifiers
- Cable Drivers

# High-Performance, Low-Noise Driver for 16-Bit SAR ADCs




### 3 Description

The THS4031 and THS4032 are ultra-low voltage noise, high-speed voltage feedback amplifiers that are ideal for applications requiring low voltage noise, including communications and imaging. The single amplifier THS4031 and the dual amplifier THS4032 offer good AC performance with 100-MHz bandwidth (G = 2), 100-V/µs slew rate, and 60-ns settling time (0.1%). The THS4031 and THS4032 are unity-gain stable with 275-MHz bandwidth. These amplifiers have a high drive capability of 90 mA and draw only 8.5-mA supply current per channel. With -90 dBc of total harmonic distortion (THD) at f = 1 MHz and a very low noise of 1.6 nV/vHz, the THS4031 and THS4032 are designed for applications requiring low distortion and low noise such as buffering analog-todigital converters.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
THS4031,	SOIC (8)	4.90 mm × 3.91 mm
THS4032	MSOP-PowerPAD (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



#### Voltage Noise and Current Noise vs Frequency

### **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information: THS40315
	6.5	Thermal Information: THS40325
	6.6	Electrical Characteristics: $R_L = 150 \Omega$
	6.7	Electrical Characteristics: $R_L = 1 k\Omega$
	6.8	Typical Characteristics 10
	6.9	Typical Characteristics 11
7	Para	ameter Measurement Information 19
8	Deta	ailed Description 20
	8.1	Overview 20
	8.2	Functional Block Diagrams 20
	8.3	Feature Description 21

	8.4	Device Functional Modes	24
9	App	lication and Implementation	25
	9.1	Application Information	
	9.2	Typical Application	25
10	Pow	ver Supply Recommendations	28
11	Lay	out	28
	11.1	Layout Guidelines	28
	11.2	Layout Example	28
	11.3	General PowerPAD <sup>™</sup> Design Considerations	29
12	Dev	ice and Documentation Support	32
	12.1	Device Support	32
	12.2	Documentation Support	32
	12.3	Related Links	32
	12.4	Receiving Notification of Documentation Updates	32
	12.5	Community Resources	32
	12.6	Trademarks	33
	12.7	Electrostatic Discharge Caution	33
	12.8	Glossary	33
13	Mec	hanical, Packaging, and Orderable	
	Info	mation	33

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision H (March 2016) to Revision I

•	Deleted Available Options table (POA information)	. 3
	Corrected mathematical symbols inside square root symbol of Equation 1	

#### Changes from Revision G (March 2010) to Revision H

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Removed obselete JG and FK packages	1
•	Deleted Lead temperature row for JG package and case temperature row for FK package from Absolute Maximum Ratings	4
•	Changed Thermal Information tables	5
•	Removed the graphs in the General PowerPAD <sup>™</sup> Design Considerations section	. 29
•	Moved the information in the Related Devices table to the Development Support section	. 32

#### Changes from Revision F (September 2008) to Revision G

Cł	nanges from Revision E (June 2007) to Revision F	Page
•	Deleted bullet point for Stable in Gain of 2 (-1) or greater	1
•	Editorial changes to paragraph format	28

XAS


### Page

Page

Page



### 5 Pin Configuration and Functions




NC - No internal connection

#### Pin Functions: THS4031


PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
IN-	2	I	Inverting input	
IN+	3	I	Noninverting input	
NC	5	—	No connection	
NULL	1, 8	I	Voltage offset adjust	
OUT	6	0	Output of amplifier	
V <sub>CC+</sub>	7	—	Positive power supply	
V <sub>CC</sub>	4	—	Negative power supply	





3

1IN+



#### Pin Functions: THS4032

PIN		1/0	DECODIDITION	
NAME	NO.	I/O	DESCRIPTION	
10UT	1	0	Channel 1 output	
1IN-	2	I	Channel 1 inverting input	
1IN+	3	I	Channel 1 noninverting input	
2IN+	5	I	Channel 2 noninverting input	
2IN-	6	I	Channel 2 inverting input	
20UT	7	0	Channel 2 output	
V <sub>CC+</sub>	8		Positive power supply	
-V <sub>CC</sub>	4		Negative power supply	

Copyright © 1999–2018, Texas Instruments Incorporated

### 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted).<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_{CC+}$ to $V_{CC-}$ , $V_{CC}$			33	V
Input voltage, V <sub>I</sub>			±V <sub>CC</sub>	
Output current, I <sub>O</sub>			150	mA
Differential input voltage, VIO			±4	V
Continuous total power dissipation			verPAD™ Design erations	
	C-suffix	0	70	
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	85	°C
	M-suffix	-55	125	
Maximum junction temperature (any co	ndition), T <sub>J</sub>		150	°C
Maximum junction temperature, continu	ous operation, long term reliability <sup>(2)</sup>		130	°C
Lead temperature 1,6 mm (1/16 inch) f	rom case for 10 seconds		300	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device. Does not apply to the JG package or FK package.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	M
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V and V	Supply voltage	Dual-supply	±4.5	±15	±16	N/
v <sub>CC+</sub> and v <sub>CC-</sub>		Single-supply	9	30	32	v
T <sub>A</sub>	Operating free-air temperature	C-suffix	0	25	70	
		I-suffix	-40	25	85	°C
		M-suffix	-55	25	125	

### 6.4 Thermal Information: THS4031

		ТН	THS4031		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGN (HVSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	128.9	61.6	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	80.9	53.9	°C/W	
$R_{\thetaJB}$	Junction-to-board thermal resistance	69.2	43.2	°C/W	
ΨJT	Junction-to-top characterization parameter	23.7	3.8	°C/W	
ΨЈВ	Junction-to-board characterization parameter	68.8	42.9	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	14.5	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Thermal Information: THS4032

		THS	54032	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGN (HVSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	121.2	56.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	72.8	48.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	61.4	37.7	°C/W
ΨJT	Junction-to-top characterization parameter	18.2	2.5	°C/W
Ψјв	Junction-to-board characterization parameter	61	37.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	9.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SLOS224I-JULY 1999-REVISED MAY 2018

www.ti.com

STRUMENTS

EXAS

### 6.6 Electrical Characteristics: $R_L = 150 \Omega$

at  $T_A = 25^{\circ}$ C,  $V_{CC} = \pm 15$  V, and  $R_L = 150 \Omega$  for the THS403xC, THS403xI (unless otherwise noted)

	PARAMETER	MIN TYP	MAX	UNIT			
DYNA	MIC PERFORMANCE						
	Small-signal bandwidth (-3	$V_{CC} = \pm 15 V$ Gain = -1 or 2		100		MHz	
	dB)	dB) V <sub>CC</sub> = ±5 V Gain = -1 or 2					
	Deadaridh (an 0.4 dD flatanan	V <sub>CC</sub> = ±15 V Gain = −1 or 2		50		N 41 1-	
BW	Bandwidth for 0.1-dB flatness	$V_{CC} = \pm 5 V$ Gain = -1 or 2		45		MHz	
	Full power bandwidth <sup>(2)</sup>			2.3		MHz	
				7.2		MITZ	
SR	Slew rate <sup>(3)</sup>	V <sub>CC</sub> = ±15 V 20-V step, gain = –1		100		V/µs	
OIX		$V_{CC} = \pm 5 V$ 5-V step, gain = -1		80		viμo	
t <sub>S</sub>	Sottling time to 0.1%	$V_{CC} = \pm 15 V$ 5-V step, gain = -1		60		20	
	Settling time to 0.1%	V <sub>CC</sub> = ±5 V 2.5-V step, gain = −1		45		ns	
	Cattling time to 0.040/	V <sub>CC</sub> = ±15 V 5-V step, gain = −1		90			
	Settling time to 0.01%	V <sub>CC</sub> = ±5 V 2.5-V step, gain = −1		80		ns	
NOISE	AND DISTORTION PERFORMA	NCE					
		THS4031:	R <sub>L</sub> = 150 Ω	-81			
		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}, \text{ f} = 1$ MHz $V_{O(pp)} = 2 \text{ V}, \text{ gain} = 2$	$R_L = 1 \ k\Omega$	-96			
THD	Total harmonic distortion	THS4032:	R <sub>L</sub> = 150 Ω	-72		dBc	
		$V_{CC} = \pm 5$ V or $\pm 15$ V, f = 1 MHz $V_{O(pp)} = 2$ V, gain = 2	$R_L = 1 \ k\Omega$	-90			
Vn	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}, \text{ f } > 10 \text{ kH}$	Ηz	1.6		nV/√Hz	
l <sub>n</sub>	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}, \text{ f } > 10 \text{ kH}$	Hz	1.2		pA/√Hz	
	Differential animation	$V_{CC} = \pm 15 V$		0.015%			
	Differential gain error	$V_{CC} = \pm 5 V$	Gain = 2 40 IRE modulation	0.02%			
		$V_{CC} = \pm 15 V$	NTSC and PAL	0.025		٥	
	Differential phase error $V_{CC} = \pm 5 V$		±100 IRE ramp	0.03			
	Channel-to-channel crosstalk (THS4032 only)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}, \text{ f} = 1 \text{ MH}$	łZ	-61		dBc	
DC PE	RFORMANCE						
		$V_{CC} = \pm 15 V$	$T_A = 25^{\circ}C$	93 98			
	Open loop gain	$R_{L} = 1 k\Omega$ $V_{O} = \pm 10 V$	T <sub>A</sub> = Full range	92		dB	
	орен юор уаш	$V_{CC} = \pm 5 V$	$T_A = 25^{\circ}C$	90 95		QB	
		$R_{L} = 1 \ k\Omega$ $V_{O} = \pm 2.5 \ V$	$T_A = Full range$	89			

(1) Full range = 0°C to 70°C for THS403xC and -40°C to +85°C for THS403xI suffix. (2) Full power bandwidth = slew rate /  $\sqrt{2} \pi V_{OC(Peak)}$ ]. (3) Slew rate is measured from an output level range of 25% to 75%.

### Electrical Characteristics: $R_L = 150 \Omega$ (continued)

at $T_A = 25^{\circ}C$ , $V_{CC} = \pm 15$ V, and F	L = 150  O for the THS403xC	THS403xL (unless	s otherwise noted)
$a_{IIA} - 200, v_{CC} - \pm 10v, a_{IIUI}$		, 1110 <del>4</del> 00x1 (unicod	s otherwise noted)

PARAMETER		TEST CON	MIN	TYP	MAX	UNIT		
	land off a data base		T <sub>A</sub> = 25°C		30	250		
V <sub>OS</sub>	Input offset voltage	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = Full range			400	nA	
	Offset voltage drift	V <sub>CC</sub> = ±5 V or ±15 V T <sub>A</sub> = Full range			2		µV/°C	
	Input offset current drift	V <sub>CC</sub> = ±5 V or ±15 V T <sub>A</sub> = Full range			0.2		nA/°C	
INPUT C	CHARACTERISTICS							
V	Common-mode input voltage	$V_{CC} = \pm 15 V$			±14		V	
VICR	range	$V_{CC} = \pm 5 V$		±3.8	±4		v	
	$V_{CC} = \pm 15 V$	$T_A = 25^{\circ}C$	85	95				
CMPP	MRR Common-mode rejection ratio	$V_{ICR} = \pm 12.V$	$T_A = Full range$	80			dD	
CMRR	Common-mode rejection ratio	$V_{CC} = \pm 5 V$	T <sub>A</sub> = 25°C	90	100		dB	
	$V_{ICR} = \pm 2.5 V$	$T_A = Full range$	85					
r <sub>i</sub>	Input resistance				2		MΩ	
Ci	Input capacitance				1.5		pF	
OUTPU	T CHARACTERISTICS			·				
		$V_{CC} = \pm 15 V$ $R_L = 1 k\Omega$		±13	±13.6		V	
		$V_{CC} = \pm 5 V$	±3.4	±3.8				
Vo	Output voltage swing	$V_{CC} = \pm 15 \text{ V}, \text{ R}_{L} = 150 \Omega$		±12	±12.9		V	
		$V_{CC} = \pm 5 \text{ V}, \text{ R}_{L} = 250 \Omega$		±3	±3.5			
	Output current <sup>(4)</sup>	V <sub>CC</sub> = ±15 V		60	90			
lo		$V_{CC} = \pm 5 V$	R <sub>L</sub> = 20 Ω	50	70		mA	
I <sub>SC</sub>	Short-circuit current (4)	$V_{CC} = \pm 15 V$	i.		150		mA	
R <sub>O</sub>	Output resistance	Open loop			13		Ω	
POWER	SUPPLY	•				•		
	Supply voltage operating	Dual supply	±4.5		±16.5			
V <sub>CC</sub>	range	Single supply	9		33	V		
		N	T <sub>A</sub> = 25°C		8.5	10		
	Supply current (each	$V_{CC} = \pm 15 V$	T <sub>A</sub> = Full range			11		
Icc	amplifier)		$T_A = 25^{\circ}C$		7.5	9	mA	
		$V_{CC} = \pm 5 V$	T <sub>A</sub> = Full range			10.5		
<b>DODD</b>		N 5.1 45.1	T <sub>A</sub> = 25°C	85	95		15	
PSRR	Power-supply rejection ratio	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = Full range	80			dB	

(4) Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the *Absolute Maximum Ratings* in this data sheet for more information.

SLOS224I-JULY 1999-REVISED MAY 2018

NSTRUMENTS

EXAS

www.ti.com

### 6.7 Electrical Characteristics: $R_L = 1 \ k\Omega$

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
DYNA	MIC PERFORMANCE							
	Unity-gain bandwidth	$V_{CC} = \pm 15 \text{ V}$ , closed loop $R_L = 1 \text{ k}\Omega$		100 <sup>(2)</sup>	120		MHz	
	Small-signal bandwidth	$V_{CC} = \pm 15 V$ Gain = -1 or 2			100			
	(–3 dB)	$V_{CC} = \pm 5 V$ Gain = -1 or 2			90		MHz	
BW	Dondwidth for 0.1 dD flatages	$V_{CC} = \pm 15 V$ Gain = -1 or 2			50			
211	Bandwidth for 0.1-dB flatness	$V_{CC} = \pm 5 V$ Gain = -1 or 2			45		MHz	
	Full power bandwidth <sup>(3)</sup>				2.3		MHz	
					7.1		11112	
SR	Slew rate	$V_{CC} = \pm 15 \text{ V R}_{L} = 1 \text{ k}\Omega$		80 <sup>(2)</sup>	100		V/µs	
		$V_{CC} = \pm 15 \text{ V}$ 5-V step, gain = -1		60				
	Settling time to 0.1%	V <sub>CC</sub> = ±5 V 2.5-V step, gain = −1			45		ns	
t <sub>S</sub>	Sottling time to 0.019/	$V_{CC} = \pm 15 V$ 5-V step, gain = -1			90		ns	
	Settling time to 0.01%	$V_{CC} = \pm 5 V$ 2.5-V step, gain = -1					ns	
NOISE	AND DISTORTION PERFORMA	NCE						
		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	R <sub>L</sub> = 150 Ω		-81			
THD	Total harmonic distortion	$    f = 1 \text{ MHz, gain} = 2     V_{O(pp)} = 2 V     T_A = 25^{\circ}C $	$R_L = 1 \ k\Omega$	96		dBc		
Vn	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ $T_A = 25^{\circ}\text{C}$ $f > 10 \text{ kHz}, \text{ R}_L = 150 \Omega$			1.6		nV/√Hz	
In	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ $T_A = 25^{\circ}\text{C}, \text{ f} > 10 \text{ kHz}, \text{ R}_L = 15$	0 Ω		1.2		pA/√Hz	
	Differential gain error		$V_{CC} = \pm 5 V$		0.015%			
		Gain = 2, 40 IRE modulation, $T_A = 25^{\circ}$ C, NTSC and PAL,	$V_{CC} = \pm 15 V$		0.02%			
	Differential phase error	$\pm 100$ IRE ramp, R <sub>L</sub> = 150 $\Omega$	$V_{CC} = \pm 5 V$		0.025		o	
			$V_{CC} = \pm 15 V$		0.03			
DC PE	RFORMANCE							
		$V_{CC} = \pm 15 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega, \text{ V}_{O} =$	T <sub>A</sub> = 25°C	93	98			
	Open loop gain	±10 V	T <sub>A</sub> = Full range	92			dB	
		$V_{CC} = \pm 15 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega, \text{ V}_{O} =$	$T_A = 25^{\circ}C$	92	95		uD	
		±2.5 V	$T_A = Full range$	91	• -			
Vos	Input offset voltage	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	$T_A = 25^{\circ}C$		0.5	2	mV	
	. •		$T_A = Full range$			3		
I <sub>IB</sub>	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		3	6	- uA	
.0	•		T <sub>A</sub> = Full range			8		

(1) Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for THS403xC and  $-40^{\circ}$ C to  $+85^{\circ}$ C for THS403xI suffix.

(2) This parameter is not tested.

(3) Full power bandwidth = slew rate /  $[\sqrt{2} \pi V_{OC(Peak)}]$ .

8 Submit Documentation Feedback

### Electrical Characteristics: $R_L = 1 \ k\Omega$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COND	MIN	TYP	MAX	UNIT		
	hand affect and a		T <sub>A</sub> = 25°C		30	250		
I <sub>OS</sub> Input offset current		$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = Full range			400	nA	
	Offset voltage drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}, \text{ T}_{A} = \text{full}$	l range		2		µV/°C	
	Input offset current drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}, \text{ T}_{A} = \text{full}$	l range		0.2		nA/°C	
INPUT	CHARACTERISTICS			L				
Common mode input voltage		$V_{CC} = \pm 15 V$		±13.5	±14.3		V	
VICR	range	$V_{CC} = \pm 5 V$		±3.8	±4.3		v	
			T <sub>A</sub> = 25°C	85	95			
		$V_{CC} = \pm 15 \text{ V},  V_{ICR} = \pm 12 \text{ V}$	T <sub>A</sub> = Full range	80				
CMRR	Common-mode rejection ratio		T <sub>A</sub> = 25°C	90	100		dB	
		$V_{CC} = \pm 5 \text{ V},  V_{ICR} = \pm 2.5 \text{ V}$	T <sub>A</sub> = Full range	85				
r <sub>i</sub>	Input resistance		i.		2		MΩ	
C <sub>d</sub>	Input capacitance				1.5		pF	
ουτρι	IT CHARACTERISTICS					i.		
	$V_{CC} = \pm 15 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega$	±13	±13.6					
		$V_{CC} = \pm 5 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega$	±3.4	±3.8		V		
Vo	Output voltage swing	$V_{CC} = \pm 15 \text{ V}, \text{ R}_{L} = 150 \Omega$	±12	±12.9				
		$V_{CC} = \pm 5 \text{ V}, \text{ R}_{L} = 250 \Omega$	±3	±3.5				
	Output current <sup>(4)</sup>	$V_{CC} = \pm 15 \text{ V}, \text{ R}_{L} = 20 \Omega$	60	90				
lo	Output current ()	$V_{CC} = \pm 5 \text{ V}, \text{ R}_{L} = 20 \Omega$		50	70		mA	
I <sub>SC</sub>	Short-circuit current (4)	$V_{CC} = \pm 15 V$			150		mA	
Ro	Output resistance	Open loop			13		Ω	
POWE	R SUPPLY					i.		
V		Dual supply	±4.5		±16.5	V		
V <sub>CC</sub>	Supply voltage operating range	Single supply		9		33	v	
		\/ .4E\/	$T_A = 25^{\circ}C$		8.5	10		
	Current current (an although the start life at	$V_{CC} = \pm 15 V$	T <sub>A</sub> = Full range			11	mA	
I <sub>CC</sub>	Supply current (each amplifier)		$T_A = 25^{\circ}C$		7.5	9		
		$V_{CC} = \pm 5 V$	T <sub>A</sub> = Full range			10		
	Dower eventy rejection ratio		$T_A = 25^{\circ}C$	85	95		٩D	
PSKK	Power supply rejection ratio	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = Full range	80			dB	


(4) Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the Absolute Maximum Ratings in this data sheet for more information.

### 6.8 Typical Characteristics


		FIGURE
Input Offset Voltage Distribution		Figure 1, Figure 2
Input Offset Voltage	vs Free-Air Temperature	Figure 3
Input Bias Current	vs Free-Air Temperature	Figure 4
Output Voltage Swing	vs Supply Voltage	Figure 5
Maximum Output Voltage Swing	vs Free-Air Temperature	Figure 6
Maximum Output Current	vs Free-Air Temperature	Figure 7
Supply Current	vs Free-Air Temperature	Figure 8
Common-Mode Input Voltage	vs Supply Voltage	Figure 9
Closed-Loop Output Impedance	vs Frequency	Figure 10
Open-Loop Gain and Phase Response	vs Frequency	Figure 11
Power-Supply Rejection Ratio	vs Frequency	Figure 12
Common-Mode Rejection Ratio	vs Frequency	Figure 13
Crosstalk	vs Frequency	Figure 14
Harmonic Distortion	vs Frequency	Figure 15, Figure 16
Harmonic Distortion	vs Peak-to-Peak Output Voltage	Figure 17, Figure 18
Slew Rate	vs Free-Air Temperature	Figure 19
0.1% Settling Time	vs Output Voltage Step Size	Figure 20
Small-Signal Frequency Response with Varying Feedback Resistance	Gain = 1, $V_{CC}$ = ±15 V, $R_L$ = 1 k $\Omega$	Figure 21
Frequency Response with Varying Output Voltage Swing	Gain = 1, $V_{CC}$ = ±15 V, $R_L$ = 1 k $\Omega$	Figure 22
Small-Signal Frequency Response with Varying Feedback Resistance	Gain = 1, $V_{CC}$ = ±15 V, $R_L$ = 150 k $\Omega$	Figure 23
Frequency Response with Varying Output Voltage Swing	Gain = 1, $V_{CC}$ = ±15 V, $R_L$ = 150 k $\Omega$	Figure 24
Small-Signal Frequency Response with Varying Feedback Resistance	Gain = 1, $V_{CC}$ = ±5 V, $R_L$ = 1 k $\Omega$	Figure 25
Frequency Response with Varying Output Voltage Swing	Gain = 1, $V_{CC}$ = ±5 V, $R_L$ = 1 k $\Omega$	Figure 26
Small-Signal Frequency Response with Varying Feedback Resistance	Gain = 1, $V_{CC}$ = ±5 V, $R_L$ = 150 k $\Omega$	Figure 27
Frequency Response with Varying Output Voltage Swing	Gain = 1, $V_{CC}$ = ±5 V, $R_L$ = 150 k $\Omega$	Figure 28
Small-Signal Frequency Response with Varying Feedback Resistance	Gain = 2, $V_{CC}$ = ±5 V, $R_L$ = 150 k $\Omega$	Figure 29
Small-Signal Frequency Response with Varying Feedback Resistance	Gain = 2, $V_{CC}$ = ±5 V, $R_L$ = 150 k $\Omega$	Figure 30
Small-Signal Frequency Response with Varying Feedback Resistance	Gain = -1, $V_{CC}$ = ±15 V, $R_L$ = 150 k $\Omega$	Figure 31
Frequency Response with Varying Output Voltage Swing	Gain = -1, $V_{CC}$ = ±5 V, $R_L$ = 150 k $\Omega$	Figure 32
Small-Signal Frequency Response	Gain = 5, V <sub>CC</sub> = ±15 V, ±5 V	Figure 33
Output Amplitude	vs Frequency, Gain = 2, $V_S = \pm 15 V$	Figure 34
Output Amplitude	vs Frequency, Gain = 2, $V_S = \pm 5 V$	Figure 35
Output Amplitude	vs Frequency, Gain = $-1$ , V <sub>S</sub> = $\pm 15$ V	Figure 36
Output Amplitude	vs Frequency, Gain = $-1$ , V <sub>S</sub> = $\pm 5$ V	Figure 37
Differential Phase	vs Number of 150- $\Omega$ Loads	Figure 38, Figure 39
Differential Gain	vs Number of 150- $\Omega$ Loads	Figure 40, Figure 41
1-V Step Response	vs Time	Figure 42, Figure 43
4-V Step Response	vs Time	Figure 44
20-V Step Response	vs Time	Figure 45




#### 6.9 Typical Characteristics
































**THS4031, THS4032** SLOS224I – JULY 1999 – REVISED MAY 2018



www.ti.com





 $\sim \sim$ 

V<sub>I2</sub>

4

### 7 Parameter Measurement Information




Figure 46. THS4032 Crosstalk Test Circuit




Figure 47. Step Response Test Circuit





Figure 48. Step Response Test Circuit



### 8 Detailed Description


#### 8.1 Overview

The THS403x is a high-speed operational amplifier configured in a voltage feedback architecture. The family is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors that possess  $f_Ts$  of several GHz. This results in an exceptionally high-performance amplifier that features wide bandwidth, high slew rate, fast settling time, and low distortion. Figure 49 shows a simplified schematic.






#### 8.2 Functional Block Diagrams





#### **Functional Block Diagrams (continued)**



#### 8.3 Feature Description

#### 8.3.1 Noise Calculations and Noise Figure

Noise can cause errors on small signals. This is especially true when amplifying small signals. The noise model for the THS403x (shown in Figure 50) includes all of the noise sources as follows:

- $e_n = Amplifier$  internal voltage noise (nV/ $\sqrt{Hz}$ )
- IN+ = Noninverting current noise (pA/ $\sqrt{Hz}$ )
- IN- = Inverting current noise (pA/ $\sqrt{Hz}$ )
- $e_{Rx}$  = Thermal voltage noise associated with each resistor ( $e_{Rx}$  = 4 kTR<sub>x</sub>)




Figure 50. Noise Model

The total equivalent input noise density (e<sub>ni</sub>) is calculated by using Equation 1:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \mathbf{R}_{S}\right)^{2} + \left(\mathbf{IN} - \mathbf{x}\left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)\right)^{2} + 4\mathbf{kTR}_{s} + 4\mathbf{kT}\left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)}$$

where:

- k = Boltzmann's constant = 1.380658 × 10<sup>-23</sup>
- T = Temperature in degrees Kelvin  $(273+^{\circ}C)$
- R<sub>F</sub> || R<sub>G</sub> = Parallel resistance of R<sub>F</sub> and R<sub>G</sub>

To calculate the equivalent output noise of the amplifier, multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_V)$  in Equation 2.



Texas

www.ti.com

(2)

#### Feature Description (continued)

$$e_{no} = e_{ni} A_{v} = e_{ni} \left( 1 + \frac{R_{F}}{R_{G}} \right)$$
 (Noninverting Case)

As the previous equations show, to keep noise at a minimum, use resistors with a small value. As the closed-loop gain increases (by reducing  $R_G$ ), the input noise is reduced considerably because of the parallel resistance term. As a result, the general conclusion is that the most dominant noise sources are the source resistor ( $R_S$ ) and the internal amplifier noise voltage ( $e_n$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This advantage can simplify the formula and noise calculations.

For more information on noise analysis, see the Noise Analysis for High-Speed Op Amps application note.

#### 8.3.2 Optimizing Frequency Response

Internal frequency compensation of the THS403x was selected to provide very wide bandwidth performance and still maintain a very low noise floor. To meet these performance requirements, the THS403x must have a minimum gain of 2 (–1). Because everything is referred to the noninverting pin of an operational amplifier, the noise gain in a G = -1 configuration is the same as a G = 2 configuration.

One of the keys to maintaining a smooth frequency response, and and as a result, a stable pulse response, is to pay particular attention to the inverting pin. Any stray capacitance at this node causes peaking in the frequency response (see Figure 51 and Figure 52). There are two techniques to minimize this effect. The first is to remove any ground planes under the inverting pin of the amplifier, including the trace that connects to this terminal. Additionally, the length of this trace must be minimized. The capacitance at this node causes a lag in the voltage feedback due to the charging and discharging of the stray capacitance. If this lag becomes too long, the amplifier is unable to correctly keep the noninverting pin voltage at the same potential as the voltage of the inverting pin. Peaking and possible oscillations can occur if this happens.




Figure 51. Output Amplitude vs Frequency




Figure 52. Output Amplitude vs Frequency

The second precaution to help maintain a smooth frequency response is to keep the feedback resistor ( $R_f$ ) and the gain resistor ( $R_g$ ) values low. These two resistors are in parallel when looking at the AC small-signal response. But, as Figure 21 through Figure 32 show, an insufficient value reduces the bandwidth of the amplifier. Table 2 shows some recommended feedback resistors to use with the THS403x.

GAIN	$R_{f}$ FOR $V_{CC}$ = ±15 V AND ±5 V
1	50 Ω
2	300 Ω
-1	360 Ω
5	3.3 kΩ (low stray-c PCB only)

#### **Table 2. Recommended Feedback Resistors**

#### 8.3.3 Driving a Capacitive Load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS403x is internally compensated to maximize the bandwidth and slew-rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the phase margin of the device, which results in high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, TI recommends placing a resistor in series with the output of the amplifier, as Figure 53 shows. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 53. Driving a Capacitive Load

#### 8.3.4 Offset Voltage

The output offset voltage ( $V_{OO}$ ) is the sum of the input offset voltage ( $V_{IO}$ ) and both input bias currents ( $I_{IB}$ ) times the corresponding gains. Figure 54 shows a schematic and formula that can be used to calculate the output offset voltage:




Figure 54. Output Offset Voltage Model

#### 8.3.5 General Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting pin of the amplifier (see Figure 55).




Figure 55. Single-Pole Low-Pass Filter

If even more attenuation is required, a multiple-pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier must have a bandwidth that is eight to 10 times the filter frequency bandwidth. Otherwise, phase shift of the amplifier can occur.




Figure 56. Two-Pole Low-Pass Sallen-Key Filter

#### 8.4 Device Functional Modes

#### 8.4.1 Offset Nulling

The THS403x has low input offset voltage for a high-speed amplifier. However, if additional correction is required, the designer can use an offset nulling function provided on the THS4031. By placing a potentiometer between pins 1 and 8 of the device and tying the wiper to the negative supply, the input offset can be adjusted. This is shown in Figure 57.




Figure 57. Offset Nulling Schematic



#### 9 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

This application report is intended as a guide for using an analog multiplexer to multiplex several input signals to a high-performance driver amplifier which subsequently drives a single high-resolution, high-speed SAR analog-to-digital converter (ADC). This example uses the ADS8411 and the TS5A3159 or TS5A3359 as the ADC and the multiplexer, respectively. This application uses the THS4031 as the operational amplifier.

#### 9.2 Typical Application

As Figure 58 shows, the evaluation system consists of the ADC (ADS8411), a driving operational amplifier (THS4031), the multiplexer (TS5A3159), an AC source, a DC source, and two driving operational amplifiers (two THS4031s or a single THS4032) for the sources to make them a low-impedance source, a passive band-pass filter after the AC source to filter the source noise and distortion.



#### Figure 58. Evaluation Set Up

#### 9.2.1 Design Requirements

Design a multiplexed digitizer system with the dynamic performance as Table 3 lists:

#### **Table 3. Design Specifications**

DEVICE SPEED (MSPS)	INPUT FREQUENCY (kHz)	SNR (dB)	THD (dB)	CROSSTALK (dB)	
2	20	> 84	< -90	< -110	
2	100	> 84	< -90	< -96	

#### 9.2.2 Detailed Design Procedure

The ADS8411 is a 16-bit, 2-MSPS analog-to-digital converter (ADC) with a 4-V reference. The device includes a 16-bit capacitor-based SAR ADC with inherent sample and hold. It has a unipolar single-ended input. The device offers a 16-bit parallel interface.

Copyright © 1999–2018, Texas Instruments Incorporated

#### **THS4031, THS4032** SLOS224I – JULY 1999–REVISED MAY 2018

www.ti.com

STRUMENTS

The TS5A3159 is a single-pole, double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON state resistance and an excellent ON resistance matching with the breakbefore-make feature to prevent signal distortion during the transfer of a signal from one channel to another. The device has an excellent total harmonic distortion (THD) performance and consumes low power. The TS5A3359 is a single-pole, triple-throw (SP3T) version of the same switch.

#### 9.2.2.1 Selection of Multiplexer

Figure 59 shows an equivalent circuit diagram of one of the channels of a multiplexer.  $C_S$  is the input capacitance of the channel;  $C_D$  is the output capacitance of the channel.  $R_{ON}$  is the resistance of the channel when the channel is ON.  $C_L$  and  $R_L$  are the load capacitance and resistance, respectively.  $V_{IN}$  is the input voltage of the source.  $R_S$  is the source resistance of the source.  $V_{OUT}$  is the output voltage of the multiplexer.




Figure 59. Multiplexer Equivalent Circuit

To improve settling time, the values of  $R_S$ ,  $R_{ON}$ ,  $C_S$ ,  $C_D$ , and  $C_L$  must be smaller, and the value of  $R_L$  must be large.

For TS5A3159:

- R<sub>S</sub> = 1 Ω
- C<sub>S</sub> = C<sub>D</sub> = 84 pF

Considering

- R<sub>S</sub> = 50 Ω
- C<sub>L</sub> = 5 pF
- R<sub>L</sub> = 10 kΩ
- $T_{RC}$  (time constant) = 8.65 ns

For a 16-bit system, at least 18-bit settling is required. For 18-bit settling, the time required is  $(18 \times ln2) \times T_{RC} = 108$  ns, which is better than 2 MSPS (500 ns). If the settling time is more than the conversion time of the ADC, the output of the multiplexer does not settle to the required accuracy which results in harmonic distortion.

One more important parameter of a multiplexer is the ON-state resistance variation with voltage. This also affects distortion because  $R_{ON}$  and  $R_L$  act like a resistor divider circuit and any variation of  $R_{ON}$  with voltage affects the output voltage.

#### 9.2.2.2 Signal Source

The input signal source must be a low-noise, low-distortion source with low source resistance. As discussed in the earlier section, RS must be low to improve settling time. If the source is not a low-noise and low-distortion source, a passive band-pass filter can be added to improve the signal quality as shown in Figure 58.

#### 9.2.2.3 Driving Amplifier

The driving operational amplifier (OPA3 in Figure 58) in this application must have good slew rate, bandwidth, low noise, and distortion. The input of the operational amplifier can result in a maximum step of 4 V because of MUX switching. As a result, even if the signal bandwidth is low, the driving amplifier must settle from 0 V to 4 V (or 4 V to 0 V) within one ADC sampling frame. When selecting the operational amplifier, one must ensure that the amplifier settles from 0 V to 4 V (or from 4 V to 0 V) within the ADC sampling time (in this case 500 ns). The amplifier used for driving the ADC is the THS4031. The operational amplifiers (OPA1, OPA2 in Figure 58) used before the MUX is for signal conditioning. These operational amplifiers must have low noise and distortion.




#### 9.2.2.4 Driving Amplifier Bandwidth Restriction

The restriction of bandwidth by an RC filter (after OPA3 in Figure 58) may result in better SNR and THD, but the restriction makes the operational amplifier difficult to settle within the required accuracy. If the output does not settle properly, some residual charge of the previous channel remains in the next sampling and appears as a crosstalk. If the throughput of the ADC is reduced, allowing the output of the operational amplifier to settle properly, the problem becomes smaller. Therefore, using a larger capacitor slows down the settling of the operational amplifier output. Within the ADC sampling frame, the operational amplifier output does not settle to the final level. Figure 60 and Figure 61 show SNR and crosstalk as a function of the filter capacitor.

Figure 62 shows input settling behavior with three different bandwidths. The value of the capacitor changes to change the bandwidth. As the bandwidth increases, the settling time improves (see Equation 3).

Bandwidth 
$$\cong \frac{1}{2\pi R_1 C_1}$$
 (3)

#### 9.2.3 Application Curves



#### **10** Power Supply Recommendations

The THS4031 can operate off a single supply or with dual supplies if the input CM voltage range (CMIR) contains the required headroom to either supply rail. Operating from a single supply can have numerous advantages. With the negative supply at ground, the DC errors due to the –PSRR term are minimized. Supplies must be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. TI recommends using a ground plane. In most high-speed devices, removing the ground plane close to device sensitive pins (such as the inputs) is advisable. An optional supply decoupling capacitor across the two power supplies (for split-supply operation) improves second harmonic distortion performance.

### 11 Layout

#### 11.1 Layout Guidelines

In order to achieve the levels of high-frequency performance of the THS403x, it is essential that proper printedcircuit board (PCB) high-frequency design techniques be followed. A general set of guidelines is shown below. In addition, a THS403x evaluation board is available to use as a guide for layout or for evaluating the performance of the device.

- Ground planes: TI highly recommends using a ground plane on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling: Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor must always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor must be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer must strive for distances of less than 0.1 inch between the device power pins and the ceramic capacitors.
- Sockets: TI does not recommend sockets for high-speed operational amplifiers. The additional lead inductance in the socket pins often leads to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs and compact part placements: Optimum high-frequency performance is achieved when stray series inductance is minimized. To realize this, the circuit layout must be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention must be paid to the inverting input of the amplifier. The length must be kept as short as possible. This helps minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components: TI recommends using surface-mount passive components for highfrequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing stray inductance and capacitance. If leaded components are used, TI recommends that the lead lengths are kept as short as possible.

#### 11.2 Layout Example

An evaluation board is available for the THS4031 and THS4032. This board is configured for very low parasitic capacitance to realize the full performance of the amplifier. Figure 63 shows the a schematic of the evaluation board. The circuitry is designed so that the amplifier can be used in an inverting or noninverting configuration. For more information, see *THS4031 EVM User's Guide* or the *THS4032 EVM User's Guide*. To order the evaluation board, contact your local TI sales office or distributor.



### Layout Example (continued)




Figure 63. THS4031 Evaluation Board

### **11.3 General PowerPAD<sup>™</sup> Design Considerations**

The THS403x is available in a thermally-enhanced DGN package, which is a member of the PowerPAD<sup>™</sup> family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 64(a) and Figure 64(b)]. This arrangement results in the leadframe exposed as a thermal pad on the underside of the package [see Figure 64(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.


The PowerPAD<sup>™</sup> package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into a ground plane or other heat-dissipating device.

The PowerPAD<sup>™</sup> package represents a breakthrough in combining the small area and ease of assembly of surface mount with the heretofore awkward mechanical methods of heat sinking.

TEXAS INSTRUMENTS

www.ti.com

#### General PowerPAD<sup>™</sup> Design Considerations (continued)



A. The thermal pad is electrically isolated from all pins in the package.

Figure 64. Views of Thermally-Enhanced DGN Package

Although there are many ways to properly heat sink this device, the following steps show the recommended approach.




Figure 65. PowerPAD<sup>™</sup> PCB Etch and Via Pattern

- 1. Prepare the PCB with a top-side etch pattern as shown in Figure 65. There must be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes must be 13 mils (0.3302 mm) in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias can be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS403xDGN device. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, *do not* use the typical web or spoke via connection methodology. Web connections have a high thermal-resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS403xDGN package must connect to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask must leave the pins of the package and the thermal pad area with the five holes exposed. The bottom-side solder mask must cover the five holes of the thermal pad area, which prevents solder from pulling away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and to all the device pins.
- 8. With these preparatory steps in place, the THS403xDGN device is placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

The actual thermal performance achieved with the THS403xDGN in the PowerPAD package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches x 3 inches (7.62 cm x 7.62 cm), then the expected thermal coefficient,  $R_{\theta JA}$ , is approximately 58.4°C/W. For a given  $R_{\theta JA}$ , the maximum power dissipation is calculated by Equation 4:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}}\right)$$

where



#### General PowerPAD<sup>™</sup> Design Considerations (continued)

- P<sub>D</sub> = Maximum power dissipation of THS403x device (watts)
- T<sub>MAX</sub> = Absolute maximum operating junction temperature (125°C)
- T<sub>A</sub> = Free-ambient air temperature (°C)
- $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 
  - $R_{\theta,JC}$  = Thermal coefficient from junction to case
  - $R_{\theta CA}$  = Thermal coefficient from case to ambient air (°C/W)

(4)

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments technical brief *PowerPAD<sup>TM</sup> Thermally-Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office (see *PowerPAD<sup>TM</sup> Thermally-Enhanced Package* when ordering).

The next thing to be considered is package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer must never forget about the quiescent heat generated within the device, especially multiamplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. When using  $V_{CC} = \pm 5$  V, heat is generally not a problem, even with SOIC packages. When using  $V_{CC} = \pm 15$  V, the SOIC package is severely limited in the amount of heat the package dissipates. The other key factor is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device must always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $R_{\theta JA}$  decreases and the heat dissipation capability increases. For the dual amplifier package (THS4032), the sum of the RMS output currents and voltages must be used to choose the proper package.



### **12 Device and Documentation Support**

#### 12.1 Device Support

#### 12.1.1 Development Support

For development support, see these related devices:

- THS4051 70-MHz High-Speed Amplifier
- THS4052 70-MHz High-Speed Amplifier
- THS4081 175-MHz Low Power High-Speed Amplifier
- THS4082 175-MHz Low Power High-Speed Amplifier
- ADS8411 16-Bit, 2 MSPS ADC With P8/P16 Parallel Output, Internal Clock and Internal Reference
- TS5A3159 1-Ω SPDT Analog Switch
- TS5A3359 1-Ω SP3T Analog Switch 5-V/3.3-V Single-Channel 3:1 Multiplexer/Demultiplexer
- THS4031 Single Low-Noise Pre-Amp EVM Module
- THS4032 Dual Low-Noise Pre-Amp EVM Module

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Noise Analysis for High-Speed Op Amps
- Texas Instruments, PowerPAD<sup>™</sup> Thermally-Enhanced Package
- Texas Instruments, THS4031 EVM User's Guide
- Texas Instruments, THS4032 EVM User's Guide

#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 4. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
THS4031	Click here	Click here	Click here	Click here	Click here
THS4032	Click here	Click here	Click here	Click here	Click here

#### 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.



#### 12.6 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

THS4031, THS4032

SLOS224I-JULY 1999-REVISED MAY 2018



6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5962-9959501Q2A	(1) ACTIVE	LCCC	FK	20	<b>Qty</b> 1	(2) TBD	(6) POST-PLATE	<sup>(3)</sup> N / A for Pkg Type	-55 to 125	(4/5) 5962- 9959501Q2A	Samples
5962-9959501QPA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	THS4031MFKB 9959501QPA	
										THS4031M	Samples
THS4031CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	4031C	Samples
THS4031CDGN	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM		ACM	Samples
THS4031CDGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM		ACM	Samples
THS4031CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	4031C	Samples
THS4031ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40311	Samples
THS4031IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40311	Samples
THS4031IDGN	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM		ACN	Samples
THS4031IDGNG4	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM		ACN	Samples
THS4031IDGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM		ACN	Samples
THS4031IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40311	Samples
THS4031MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9959501Q2A THS4031MFKB	Samples
THS4031MJG	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	THS4031MJG	Samples
THS4031MJGB	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	9959501QPA THS4031M	Samples
THS4032CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	4032C	Samples



6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS4032CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	4032C	Samples
THS4032ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40321	Samples
THS4032IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40321	Samples
THS4032IDGN	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ABG	Samples
THS4032IDGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ABG	Samples
THS4032IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40321	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

6-Feb-2020

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF THS4031, THS4031M, THS4032 :

- Catalog: THS4031
- Enhanced Product: THS4032-EP
- Military: THS4031M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications


#### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	I											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4031CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4031CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4031IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4031IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4032CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4032IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4032IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

#### PACKAGE MATERIALS INFORMATION

6-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4031CDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
THS4031CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4031IDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
THS4031IDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4032CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4032IDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
THS4032IDR	SOIC	D	8	2500	350.0	350.0	43.0

#### **MECHANICAL DATA**

MCER001A - JANUARY 1995 - REVISED JANUARY 1997



#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



DGN (S-PDSO-G8)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



### **DGN0008D**

#### **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



#### **DGN0008D**

## **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



#### DGN0008D

### **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.




#### **PACKAGE OUTLINE**

## DGN0008G

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




PowerPAD is a trademark of Texas Instruments.

#### DGN0008G

## **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




#### DGN0008G

### **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



### D0008A



#### **PACKAGE OUTLINE**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



### D0008A

## **EXAMPLE BOARD LAYOUT**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



#### D0008A

## **EXAMPLE STENCIL DESIGN**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated