## General Description

The MAX174/MX574A/MX674A are complete 12-bit analog-to-digital converters (ADCs) that combine high speed, low-power consumption, and on-chip clock and voltage reference. The maximum conversion times are $8 \mu \mathrm{~s}$ (MAX174), $15 \mu \mathrm{~s}$ (MX674A), and $25 \mu \mathrm{~s}$ (MX574A). Maxim's BiCMOS construction reduces power dissipation 3 times ( 150 mW ) over comparable devices. The internal buried zener reference provides low-drift and low-noise performance. External component requirements are limited to only decoupling capacitors and fixed resistors. The versatile analog input structure allows for 0 to +10 V or 0 to +20 V unipolar or $\pm 5 \mathrm{~V}$ or $\pm 10 \mathrm{~V}$ bipolar input ranges with pin strapping.
The MAX174/MX574A/MX674A use standard microprocessor interface architectures and can be interfaced to 8-, $12-$, and 16 -bit wide buses. Three-state data outputs are controlled by $\overline{C S}, C E$, and $R / \bar{C}$ logic inputs.

## Features

- Complete ADC with Reference and Clock
- 12-Bit Resolution and Linearity
- No Missing Codes Over Temperature
- 150 mW Power Dissipation
- $8 \mu \mathrm{~s}$ (MAX174), $15 \mu \mathrm{~s}$ (MX674A), and $25 \mu \mathrm{~s}$ (MX574A) Max Conversion Times
- Precision Low TC Reference: $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- Monolithic BiCMOS Construction
- 150ns Maximum Data Access Time


## Applications

- Digital Signal Processing
- High-Accuracy Process Control
- High-Speed Data Acquisition
- Electro-Mechanical Systems


## Ordering Information appears at end of data sheet.

Functional Diagram


## Absolute Maximum Ratings

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics-MAX174

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=+15 \mathrm{~V}\right.$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}$ or $-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |  |  |  |
| Resolution | RES |  |  | 12 |  | Bits |
| Integral Nonlinearity | INL | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ | MAX174A/B |  | $\pm 1 / 2$ | LSB |
|  |  |  | MAX174C |  | $\pm 1$ |  |
|  |  | $\mathrm{TA}=\mathrm{TMIN}$ to TMAX | MAX174AC/BC |  | $\pm 1 / 2$ |  |
|  |  |  | MAX174AE/BE/AM/BM |  | $\pm 3 / 4$ |  |
|  |  |  | MAX174C |  | $\pm 1$ |  |
| Differential Nonlinearity | DNL | 12 bits, no missing codes over temperature |  |  | $\pm 1$ | LSB |
| Unipolar Offset Error (Note 1) |  | MAX174A/B |  |  | $\pm 1$ | LSB |
|  |  | MAX174C |  |  | $\pm 2$ |  |
| Bipolar Offset Error (Notes 2, 3) |  | MAX174A |  |  | $\pm 3$ | LSB |
|  |  | MAX174B/C |  |  | $\pm 4$ |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| Unipolar Offset Change |  | MAX174A/B |  |  | $\pm 1$ | LSB |
|  |  | MAX174C |  |  | $\pm 2$ |  |
| Bipolar Offset Change |  | MAX174AC/BC |  |  | $\pm 1$ | LSB |
|  |  | MAX174CC |  |  | $\pm 2$ |  |
|  |  | MAX174AE/AM |  |  | $\pm 1$ |  |
|  |  | MAX174BE/BM |  |  | $\pm 2$ |  |
|  |  | MAX174CE/CM |  |  | $\pm 4$ |  |

## Electrical Characteristics—MAX174 (continued)

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=+15 \mathrm{~V}\right.$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}$ or $-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full-Scale Calibration Change |  | MAX174AC |  |  |  | $\pm 2$ (10) | $\begin{gathered} \mathrm{LSB} \\ \left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right. \end{gathered}$ |
|  |  | MAX174BC |  |  |  | $\pm 5$ (27) |  |
|  |  | MAX174CC |  |  |  | $\pm 9$ (50) |  |
|  |  | MAX174AE |  |  |  | $\pm 7$ (19) |  |
|  |  | MAX174BE |  |  |  | $\pm 10$ (38) |  |
|  |  | MAX174CE |  |  |  | $\pm 20$ (75) |  |
|  |  | MAX174AM |  |  |  | $\pm 5$ (12) |  |
|  |  | MAX174BM |  |  |  | $\pm 10$ (25) |  |
|  |  | MAX174CM |  |  |  | $\pm 20$ (50) |  |
| INTERNAL REFERENCE |  |  |  |  |  |  |  |
| Output Voltage |  | No load | MAX174A | 9.98 | 10.00 | 10.02 | V |
|  |  |  | MAX174B/C | 9.97 | 10.00 | 10.03 |  |
| Output Current (Note 5) |  | Available for external loads, in addition to REFIN and BIPOFF load |  |  |  | 2 | mA |

## Electrical Characteristics-MX574A, MX674A

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=+15 \mathrm{~V}\right.$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}$ or $-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |  |  |  |  |
| Resolution | RES |  |  | 12 |  |  | Bits |
| Integral Nonlinearity | INL | $\mathrm{T} A=+25^{\circ} \mathrm{C}$ | MX574AK/L/T/U, MX674AK/L/T/U |  |  | $\pm 1 / 2$ | LSB |
|  |  |  | MX574AJ/S, MX674AJ/S |  |  | $\pm 1$ |  |
|  |  | TA = TMIN to TMAX | MX574AK/L/KE/LE |  |  | $\pm 1 / 2$ |  |
|  |  |  | MX674AK/L/KE/LE |  |  | $\pm 1 / 2$ |  |
|  |  |  | MX574AT/U, MX674AT/U |  |  | $\pm 3 / 4$ |  |
|  |  |  | MX574AJ/S, MX674AJ/S |  |  | $\pm 1$ |  |
| Differential Nonlinearity | DNL | 12 bits, no missing codes over temperature |  |  |  | $\pm 1$ | LSB |
| Unipolar Offset Error (Note 1) |  | MX574AK/L/T/U, MX674AK/L/T/U |  |  |  | $\pm 1$ | LSB |
|  |  | MX574AJ/S, MX674AJ/S |  |  |  | $\pm 2$ |  |
| Bipolar Offset Error (Notes 2, 3) |  | MX574AL/U, MX674AL/U |  |  |  | $\pm 3$ | LSB |
|  |  | MX574AJ/K/S/T, MX674AJ/K/S/T |  |  |  | $\pm 4$ |  |
| Full-Scale Calibration Error (Note 3) |  | MX574AL/U |  |  |  | $\pm 0.125$ | \% |
|  |  | MX574AJ/K/S/T, MX674A |  |  |  | $\pm 0.25$ |  |
| TEMPERATURE COEFFICIENTS (Using Internal Reference) (Notes 2, 3, 4) |  |  |  |  |  |  |  |
| Unipolar Offset Change |  | MX574AK/L/T/U, MX674AK/L/T/U |  |  |  | $\pm 1$ | LSB |
|  |  | MX574AJ/S, MX674AJ/S |  |  |  | $\pm 2$ |  |

## Electrical Characteristics—MX574A, MX674A (continued)

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}\right.$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}$ or $-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bipolar Offset Change |  | MX574AK/L, MX674AK/L |  |  |  | $\pm 1$ | LSB |
|  |  | MX574AJ, MX674AJ |  |  |  | $\pm 2$ |  |
|  |  | MX574AU/LE, MX674AU/LE |  |  |  | $\pm 1$ |  |
|  |  | MX574AT/KE, MX674AT/KE |  |  |  | $\pm 2$ |  |
|  |  | MX574AS/JE, MX674AS/JE |  |  |  | $\pm 4$ |  |
| Full-Scale Calibration Change |  | MX574AL, MX674AL |  |  |  | $\pm 2$ (10) |  |
|  |  | MX574AK, MX674AK |  |  |  | $\pm 5$ (27) |  |
|  |  | MX574AJ, MX674AJ |  |  |  | $\pm 9$ (50) |  |
|  |  | MX574ALE, MX674ALE |  |  |  | $\pm 7$ (19) |  |
|  |  | MX574AKE, MX674AKE |  |  |  | $\pm 10$ (38) |  |
|  |  | MX574AJE, MX674AJE |  |  |  | $\pm 20$ (75) |  |
|  |  | MX574AU, MX674AU |  |  |  | $\pm 5$ (12) |  |
|  |  | MX574AT, MX674AT |  |  |  | $\pm 10$ (25) |  |
|  |  | MX574AS, MX674AS |  |  |  | $\pm 20$ (50) |  |
| INTERNAL REFERENCE |  |  |  |  |  |  |  |
| Output Voltage |  | No load | MX574AL/U | 9.99 | 10.00 | 10.01 | V |
|  |  |  | MX574AJ/K/S/T, MX674AL/U | 9.98 | 10.00 | 10.02 |  |
|  |  |  | MX674AJ/K/S/T | 9.97 | 10.00 | 10.03 |  |
| Output Current (Note 5) |  | Available for external loads, in addition to REFIN and BIPOFF load |  |  |  | 2 | mA |

## Electrical Characteristics-MAX174/MX574/MX674A

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}\right.$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}$ or $-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT |  |  |  |  |  |  |  |
| Bipolar Input Range |  | Using 10V input |  |  |  | $\pm 5$ | V |
|  |  | Using 20V input |  |  |  | $\pm 10$ |  |
| Unipolar Input Range |  | Using 10V input |  | 0 |  | +10 | V |
|  |  | Using 20V input |  | 0 |  | +20 |  |
| Input Impedance |  | 10 V input |  | 3 | 5 | 7 | k $\Omega$ |
|  |  | 20 V input |  | 6 | 10 | 14 |  |
| POWER-SUPPLY REJECTION (Max Change in Full-Scale Calibration) |  |  |  |  |  |  |  |
| VCC Only |  | $\begin{aligned} & 15 \mathrm{~V} \pm 1.5 \mathrm{~V} \text { or } \\ & 12 \mathrm{~V} \pm 0.6 \mathrm{~V} \\ & \hline \end{aligned}$ | MAX174A/B, MX_74AK/L/TU |  | $\pm 1 / 8$ | $\pm 1$ | LSB |
|  |  |  | MAX174C, MX_74AJ/S |  | $\pm 1 / 8$ | $\pm 2$ |  |
| VEE Only |  | $15 \mathrm{~V} \pm 1.5 \mathrm{~V}$ or $12 \mathrm{~V} \pm 0.6 \mathrm{~V}$ |  |  | $\pm 1 / 8$ | $\pm 1 / 2$ | LSB |
| VL Only |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |  |  | $\pm 1 / 8$ | $\pm 1 / 2$ | LSB |
| LOGIC INPUTS |  |  |  |  |  |  |  |
| Input Low Voltage | VIL | $\overline{\mathrm{CS}}, \mathrm{CE}, \mathrm{R} / \overline{\mathrm{C}}, \mathrm{AO}, 12 / 8$ |  |  |  | 0.8 | V |
| Input High Voltage | VIH | $\overline{\mathrm{CS}}, \mathrm{CE}, \mathrm{R} / \overline{\mathrm{C}}, \mathrm{A} 0,12 / 8$ |  | 2.0 |  |  | V |

## Electrical Characteristics—MAX174/MX574/MX674A (continued)

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}\right.$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}$ or $-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current | IIN | $\overline{C S}, \mathrm{CE}, \mathrm{R} / \overline{\mathrm{C}}, \mathrm{A} 0,12 / 8, \mathrm{VIN}=0$ to VL |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN | $\overline{\mathrm{CS}}, \mathrm{CE}, \mathrm{R} / \overline{\mathrm{C}}, \mathrm{AO}, 12 / 8$ |  |  | 7 |  | pF |
| LOGIC OUTPUTS |  |  |  |  |  |  |  |
| Output Low Voltage | VOL | DB11-DB0, STS | ISINK = 1.6mA |  |  | 0.4 | V |
| Output High Voltage | VOH | DB11-DB0, STS | ISOURCE $=500 \mu \mathrm{~A}$ | 4 |  |  | V |
| Floating State Leakage Current | ILKG | DB11-DB0, STS | $\mathrm{VOUT}=0$ to VL |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Floating State Output Capacitance | cOUT | DB11-DB0 |  |  | 8 |  | pF |
| CONVERSION TIME |  |  |  |  |  |  |  |
| 12-Bit Cycle | tCONV | MX574A |  | 15 | 20 | 25 | $\mu \mathrm{s}$ |
|  |  | MX674A |  | 9 | 12 | 15 |  |
|  |  | MAX174 |  | 6 | 7 | 8 |  |
| 8-Bit Cycle | tCONV | MX574A |  | 10 | 14 | 18 | $\mu \mathrm{s}$ |
|  |  | MX674A |  | 6 | 8 | 11 |  |
|  |  | MAX174 |  | 4 | 5 | 6 |  |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| VCC Operating Range |  |  |  | 11.4 |  | 16.5 | V |
| VL Operating Range |  |  |  | 4.5 |  | 5.5 | V |
| VEE Operating Range |  |  |  | -11.4 |  | -16.5 | V |
| VCC Supply Current (Note 5) | ICC |  |  |  | 3 | 5 | mA |
| VL Supply Current (Note 5) | IL |  |  |  | 3 | 8 | mA |
| VEE Supply Current (Note 5) | IEE |  |  |  | 6 | 10 | mA |
| Power Dissipation (Note 5) | PD | $\mathrm{VCC}=+15 \mathrm{~V}$ and | $V E E=-15 V$ |  | 150 | 265 | mW |

Note 1: Adjustable to zero.
Note 2: With $50 \Omega$ fixed resistor from REFOUT to BIPOFF. Adjustable to zero.
Note 3: With $50 \Omega$ fixed resistor from REFOUT to REFIN. Adjustable to zero.
Note 4: Maximum change in specification from $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MIN}}$ or $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}$.
Note 5: External load current should not change during a conversion. For $\pm 12 \mathrm{~V}$ supply operation, REFOUT need not be buffered except when external load in addition to REFIN and BIPOFF inputs have to be driven.

## Timing Characteristics—MAX174/MX574A/MX674A (Note 6)

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}\right.$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}$ or -12 V.$\left.\right)$

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { TO }+70^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| CONVERT START TIMING-FULL CONTROL MODE |  |  |  |  |  |  |  |  |  |  |  |  |
| STS Delay from CE | $\mathrm{t}_{\text {DSC }}$ | $C_{L}=50 \mathrm{pF}$ |  | 100 | 200 |  |  | 250 |  |  | 320 | ns |
| CE Pulse Width | $\mathrm{t}_{\mathrm{HEC}}$ |  | 50 | 15 |  | 50 |  |  | 50 |  |  | ns |
| $\overline{\mathrm{CS}}$ to CE Setup | tssc |  | 50 |  |  | 50 |  |  | 50 |  |  | ns |
| $\overline{\overline{C S}}$ Low During CE High | $\mathrm{t}_{\text {HSC }}$ |  | 50 |  |  | 50 |  |  | 50 |  |  | ns |
| R/C to CE Setup | $\mathrm{t}_{\text {SRC }}$ |  | 50 |  |  | 50 |  |  | 50 |  |  | ns |
| R/C Low During CE High | $\mathrm{t}_{\mathrm{HRC}}$ |  | 50 |  |  | 50 |  |  | 50 |  |  | ns |
| A0 to CE Setup | $t_{\text {SAC }}$ |  | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| A0 Valid During CE High | $\mathrm{t}_{\mathrm{HAC}}$ |  | 50 |  |  | 50 |  |  | 50 |  |  | ns |
| READ TIMING-FULL CONTROL MODE |  |  |  |  |  |  |  |  |  |  |  |  |
| Access Time (From CE) | $t_{\text {DD }}$ | $C_{L}=100 \mathrm{pF}$ |  | 60 | 120 |  |  | 150 |  |  | 200 | ns |
| Data Valid After CE Low | $t_{\text {HD }}$ |  | 25 | 40 |  | 20 |  |  | 15 |  |  | ns |
| Output Float Delay | $\mathrm{t}_{\mathrm{HL}}$ |  |  |  | 75 |  |  | 100 |  |  | 120 | ns |
| $\overline{\overline{C S}}$ to CE Setup | tssR |  | 50 |  |  | 50 |  |  | 50 |  |  | ns |
| R/ $\bar{C}$ to CE Setup | tsRR |  | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| A0 to CE Setup | tsAR |  | 50 |  |  | 50 |  |  | 50 |  |  | ns |
| $\overline{\text { CS }}$ Valid After CE Low | $\mathrm{t}_{\text {HSR }}$ |  | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| R/C High After CE Low | $\mathrm{t}_{\text {HRR }}$ |  | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| A0 Valid After CE Low | $\mathrm{t}_{\text {HAR }}$ |  | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| STAND-ALONE MODE |  |  |  |  |  |  |  |  |  |  |  |  |
| Low R/C Pulse Width | $\mathrm{t}_{\mathrm{HRL}}$ |  | 50 | 15 |  | 50 |  |  | 50 |  |  | ns |
| STS Delay from R/C | $t_{\text {DS }}$ |  |  | 115 | 200 |  |  | 250 |  |  | 320 | ns |
| Data Valid After R/C Low | $\mathrm{t}_{\mathrm{HDR}}$ |  | 25 | 40 |  | 20 |  |  | 15 |  |  | ns |
| STS Delay After Data Valid | $\mathrm{t}_{\mathrm{HS}}$ | MX574A | 300 | 600 | 1000 | 300 |  | 1000 | 300 |  | 1000 | ns |
|  |  | MX674A | 30 | 320 | 600 | 30 |  | 600 | 30 |  | 600 |  |
|  |  | MAX174 | 30 | 140 | 300 | 30 |  | 300 | 30 |  | 400 |  |
| High R/C Pulse Width | $\mathrm{t}_{\text {HRH }}$ |  | 150 |  |  | 150 |  |  | 200 |  |  | ns |
| Data Access Time | tDDR | $C_{L}=100 \mathrm{pF}$ |  | 60 | 120 |  |  | 150 |  |  | 200 | ns |

Note 6: Timing specifications guaranteed by design. All input control signals specified with $t_{R}=t_{F}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of $+5 \mathrm{~V})$ and timed from a voltage level of +1.6 V . See loading circuits in Figures 1 and 2.


Figure 1. Load Circuit for Access Time Test


Figure 2. Load Circuit for Output Float Delay Test

## Pin Configurations




PLCC

## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | VL | Logic Supply, +5 V |
| 2 | $12 / \overline{8}$ | Data Mode Select Input |
| 3 | CS | Chip-Select Input. Must be low to select device. |
| 4 | A0 | Byte Address/Short-Cycle Input. When starting a conversion, controls number of bits converted (low $=12$ <br> bits, high $=8$ bits). When reading data, if $12 / \overline{/}=$ low, enables low byte $(\mathrm{A} 0=$ high $)$ or high byte (A0 $=$ low). |
| 5 | R/C | Read/Convert Input. When high, the device will be in the data-read mode. When low, the device will be <br> in the conversion start mode. |

## Pin Description (continued)

| PIN | NAME |  |
| :---: | :---: | :--- |
| 6 | CE | Chip-Enable Input. Must be high to select device. |
| 7 | VCC | +12 V or +15V Supply |
| 8 | REFOUT | +10V Reference Output |
| 9 | AGND | Analog Ground |
| 10 | REFIN | Reference Input |
| 11 | VEE | -12V or -15V Supply |
| 12 | BIPOFF | Bipolar Offset Input. Connect to REFOUT for bipolar input range. |
| 13 | 10VIN | 10V Span Input |
| 14 | 20VIN | 20V Span Input |
| 15 | DGND | Digital Ground |
| $16-27$ | D0-D11 | Three-State Data Outputs |
| 28 | STS | Status Output |

## Detailed Description

## Converter Operation

The MAX174/MX574A/MX674A use a successive approximation technique to convert an unknown analog input to a 12-bit digital output code. The control logic provides easy interface to most microprocessors. Most applications require only a few external passive components to perform the analog-to-digital (A/D) function.
The internal voltage output DAC is controlled by a successive approximation register (SAR) and has an output impedance of $2.5 \mathrm{k} \Omega$. The analog input is connected to the DAC output with a $5 \mathrm{k} \Omega$ resistor for the 10 V input and $10 \mathrm{k} \Omega$ resistor for the 20 V input. The comparator is essentially a zero-crossing detector, and its output is fed back to the SAR input.
The SAR is set to half-scale as soon as a conversion starts. The analog input is compared to $1 / 2$ of the full-scale voltage. The bit is kept if the analog input is greater than halfscale or dropped if smaller. The next bit, bit 10, is then set with the DAC output either at $1 / 4$ scale, if the most significant bit (MSB) is dropped, or $3 / 4$ scale if the MSB is kept. The conversion continues in this manner until the least significant bit (LSB) is tried. At the end of the conversion, the SAR output is latched into the output buffers.

## Digital Interface

CE, $\overline{\mathrm{CS}}$, and R/ $\overline{\mathrm{C}}$ control the operation of the MAX174/ MX574A/MX674A. While both CE and $\overline{\mathrm{CS}}$ are asserted,
the state of $R / \bar{C}$ selects whether a conversion $(R / \bar{C}=0)$ or a data read $(R / \bar{C}=1)$ is in progress. The register control inputs, $12 / \overline{8}$ and $A 0$, select the data format and conversion length. A0 is usually tied to the LSB of the address bus. To perform a full 12-bit conversion, set A0 low during a convert start. For a shorter 8-bit conversion, A0 must be high during a convert start.

## Output Data Format

During a data read, A0 also selects whether the threestate buffers contain the $8 \mathrm{MSBs}(\mathrm{AO}=0)$ or the 4 LSBs $(A 0=1)$ of the digital result. The 4 LSBs are followed by 4 trailing 0 s .
Output data is formatted according to the $12 / \overline{8}$ pin. If this input is low, the output will be a word broken into two 8-bit bytes. This allows direct interlace to 8-bit buses without the need for external three-state buffers. If $12 / \overline{8}$ is high, the output will be one 12 -bit word. A0 can change state while a data-read operation is in effect.

To begin a conversion, the microprocessor must write to the ADC address. Then, since a conversion usually takes longer than a single clock cycle, the microprocessor must wait for the ADC to complete the conversion. Valid data will be made available only at the end of the conversion, which is indicated by STS. STS can be ether polled or used to generate an interrupt upon completion. Or, the microprocessor can be kept idle by inserting the appropriate number of No Operation (NOP) instructions between the conversion-start and data-read commands.


Figure 3. Analog Equivalent Circuit

Table 1. Truth Table

| $\mathbf{C E}$ | $\overline{\mathbf{C S}}$ | $\mathbf{R / \overline { \mathbf { C } }}$ | $\mathbf{1 2 / \overline { \mathbf { 8 } }}$ | $\mathbf{A 0}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | X | X | X | X | None |
| X | 1 | X | X | X | None |
| 1 | 0 | 0 | X | 0 | Initiate 12-bit conversion |
| 1 | 0 | 0 | X | 1 | Initiate 12-bit conversion |
| 1 | 0 | 1 | 1 | X | Enable 12-bit conversion |
| 1 | 0 | 1 | 0 | 0 | Enable 8 MSBs |
| 1 | 0 | 1 | 0 | 1 | Enable 4 LSBs + 4 <br> trailing 0s |

After the conversion is completed, data can be obtained by the microprocessor. The ADCs have the required logic for 8 -, 12-, and 16 -bit bus interfacing, which is determined by the $12 / \overline{8}$ input. If $12 / \overline{8}$ is high, the ADCs are configured for a 16-bit bus. Data lines D0-D11 may be connected to the bus as either the 12 MSBs or the 12 LSBs . The other 4 bits must be masked out in software.
For 8 -bit bus operation, $12 / \overline{8}$ is set low. The format is left justified, and the even address, AO low, contains the 8 MSBs. The odd address, AO high, contains the 4 LSBs, which is followed by 4 trailing 0 s . There is no need to use a software mask when the ADCs are connected to an 8 -bit bus.
Note that the output cannot be forced to a right-justified format by rearranging the data lines on the 8 -bit bus interface.

Table 2. MAX174/MX574A/MX674A Data Format for 8-Bit Bus

|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Byte <br> $(A 0=0)$ | MSB | D10 | D9 | D8 | D7 | D6 | D5 | D4 |
| Low Byte <br> $(A 0=1)$ | D3 | D2 | D1 | D0 | 0 | 0 | 0 | 0 |



## Timing and Control

## Convert Start Timing-Full Control Mode

$R / \bar{C}$ must be low before asserting both $C E$ and $\overline{\mathrm{CS}}$. If it is high, a brief read operation occurs possibly resulting in system bus contention. To initiate a conversion, use either CE or $\overline{\mathrm{CS}}$. CE is recommended since it is shorter by one propagation delay than $\overline{\mathrm{CS}}$ and is the faster input of the two. CE is used to begin the conversion in Figure 4.
The STS output is high during the conversion indicating the ADC is busy. During this period, additional convert


Figure 4. Convert Start Timing
start commands will be ignored, so that the conversion cannot be prematurely terminated or restarted. However, if the state of A0 is changed after the beginning of the conversion, any additional start conversion transitions will latch the new state of A0, possibly resulting in an incorrect conversion length ( 8 bits vs. 12 bits) for that conversion.

## Read Timing-Full Control Mode

Figure 5 illustrates the read-cycle timing. While reading data, access time is measured from when CE and R/C are both high. Access time is extended 10 ns if $\overline{\mathrm{CS}}$ is used to initiate a read.


Figure 5. Read Timing

## Stand-Alone Operation

For systems which do not use or require full bus interfacing, the MAX174/MX574A/MX674A can be operated in a stand-alone mode directly linked through dedicated input ports.
When configured in the stand-alone mode, conversion is controlled by R/C. In addition, $\overline{\mathrm{CS}}$ and A 0 are wired low; CE and $12 / \overline{8}$ are wired high. To enable the three-state buffers, set $R / \bar{C}$ low. A conversion starts when $R / \bar{C}$ is set high. This allows either a high- or a low-pulse control signal. Shown in Figure 6 is the operation with a low pulse. In this mode, the outputs, in response to the falling edge of $R / \bar{C}$, are forced into the high-impedance state and return to valid logic-levels after the conversion is complete. The STS output goes high following the R/C falling edge and returns low when the conversion is complete.
A high-pulse conversion initiation is illustrated in Figure 7. When $R / \bar{C}$ is high, the data lines are enabled. The next conversion starts with the falling edge of $R / \bar{C}$. The data lines return and remain in high impedance state until another $R / \bar{C}$ high pulse.

## Analog Considerations

## Application Hints

## Physical Layout

For best system performance, PCBs should be used for the MAX174/MX574A/MX674A. Wirewrap boards are not recommended. The layout of the board should ensure that digital and analog signal lines are kept separated from each other as much as possible. Care should be taken not to run analog and digital lines parallel to each other or digital lines underneath the MAX174/MX574A/MX674A.

## Grounding

The recommended power-supply grounding practice is shown in Figure 8. The ground reference point for the onchip reference is AGND. It should be connected directly to the analog reference point of the system. The analog and digital grounds should be connected together at the package in order to gain all of the accuracy possible from the MAX174/MX574A/MX674A in high digital noise environments. In situations permitting, they can be connected to the most accessible ground-reference point. The preference is analog power return.


Figure 6. Low Pulse for R//C in Stand-Alone Mode


Figure 7. High Pulse for R//C in Stand-Alone Mode


Figure 8. Power-Supply Grounding Practice

## Power-Supply Bypassing

The MAX174/MX574A/MX674A power supplies must be filtered, well regulated, and free from high-frequency noise, or unstable output codes will result. Unless great care is taken in filtering any switching spikes present in the output, switching power supplies is not suggested for applications requiring 12 -bit resolution. Take note that a few millivolts of noise converts to several error counts in a 12 -bit ADC.
All power-supply pins should use supply decoupling capacitors connected with short lead length to the pins, as shown in Figure 9. The $\mathrm{V}_{C C}$ and $\mathrm{V}_{\mathrm{EE}}$ pins should be decoupled directly to AGND. A 4.7 $\mu \mathrm{F}$ tantalum type in parallel with a $01 \mu \mathrm{~F}$ disc ceramic type is a suitable decoupling.

## Internal Reference

The MAX174/MX574A/MX674A have an internal buried zener reference that provides a 10 V , low-noise and low temperature drift output. An external reference voltage can also be used for the ADC. When using $\pm 15 \mathrm{~V}$ supplies, the internal reference can source up to 2 mA in addition to the BIPOFF and REFIN inputs over the entire operating temperature range. With $\pm 12 \mathrm{~V}$ supplies, the reference can drive the BIPOFF and REFIN inputs over temperature, but it CANNOT drive an additional load.

## Driving the Analog Input

The input leads to $A G N D$ and $10 V_{I N}$ or $20 V_{I N}$ should be as short as possible to minimize noise pick up. If long leads are needed, use shielded cables.


Figure 9. Power-Supply Bypassing

When using the $20 \mathrm{~V}_{\text {IN }}$ as the analog input, load capacitance on the $10 \mathrm{~V}_{\text {IN }}$ pin must be minimized. Especially on the faster MAX174, leave the $10 \mathrm{~V}_{\text {IN }}$ pin open to minimize capacitance and to prevent linearity errors caused by inadequate settling time.
The amplifier driving the analog input must have low enough DC output impedance for low full-scale error. Furthermore, low AC output impedance is also required since the analog input current is modulated at the clock rate during the conversion. The output impedance of an amplifier is the open-loop output impedance divided by the loop gain at the frequency of interest.
MX574A and MX674A-The approximate internal clock rate is 600 kHz and 1 MHz , respectively, and amplifiers like the MAX400 can be used to drive the input.
MAX174-The internal clock rate is 2 MHz and faster amplifiers like the OP-27, AD711, or OP-42 are required.

## Track-and-Hold Interface

The analog input to the ADC must be stable to within $1 / 2$ LSB during the entire conversion for specified 12 -bit accuracy. This limits the input signal bandwidth to a couple of hertz for sinusoidal inputs even with the faster MAX174. For higher bandwidth signals, a track-and-hold amplifier should be used.
The STS output may be used to provide the Hold signal to the track-and-hold amplifier. However, since the A/D's DAC is switched at approximately the same time as the conversion is initiated, the switching transients at the output of the T/H caused by the DAC switching may result in code dependent errors. It is recommended that the Hold signal to the $\mathrm{T} / \mathrm{H}$ amplifier precede a conversion or be coincident with the conversion start.
The first bit decision by the A/D is made approximately 1.5 clock cycles after the start of the conversion. This is $2.5 \mu \mathrm{~s}, 1.5 \mu \mathrm{~s}$, and $0.8 \mu \mathrm{~s}$ for the MX574A, MX674A, and MAX174, respectively. The T/H hold settling time must be less than this time. For the MX574A and MX674A, the AD585 sample-and-hold is recommended (Figure 10). For the MAX174, a faster T/H amplifier, like the HA5320 or HA5330, should be used (Figure 11).

## Input Configurations

The MAX174/MX574A/MX674A input range can be set using pin strapping. Table 3 shows the possible input ranges and ideal transition voltages. End-point errors can be adjusted in all ranges.

Table 3. Input Ranges and Ideal Digital Output Codes

| ANALOG INPUT VOLTAGE (V) |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{0}$ to +10V | $\mathbf{0}$ to $\mathbf{+ 2 0 V}$ | $\mathbf{\pm 5 V}$ | $\mathbf{\pm 1 0 V}$ | MSB |
| +10.0000 | +20.0000 | +5.0000 | +10.0000 | 111111111111 |
| +9.9963 | +19.9927 | +4.9963 | +9.9927 | $111111111110^{*}$ |
| +5.0012 | +10.0024 | +0.0012 | +0.0024 | $100000000000^{*}$ |
| +4.9988 | +9.9976 | -0.0012 | -0.0024 | $011111111111^{*}$ |
| +4.9963 | +9.9927 | -0.0037 | -0.0073 | $011111111110^{*}$ |
| +0.0012 | +0.0024 | -4.9988 | -9.9976 | $000000000000^{*}$ |
| 0.0000 | 0.0000 | -5.0000 | -10.0000 | 000000000000 |

Note 6: For unipolar input ranges, output coding is straight binary.
Note 8: For bipolar input ranges, output coding is offset binary.
Note 9: For 0 to +10 V or $\pm 5 \mathrm{~V}$ ranges, $1 \mathrm{LSB}=2.44 \mathrm{mV}$.
Note 10: For 0 to +20 V or $\pm 10 \mathrm{~V}$ ranges, $1 \mathrm{LSB}=4.88 \mathrm{mV}$.
*The digital outputs will be flickering between the Indicated code and the indicated code plus one.


Figure 10. MX574/MX674A to AD585 Sample-and-Hold Interface


Figure 11. MAX174 to HA5320 Sample-and-Hold Interface

## Unipolar Input Operation

The unipolar transfer function and input connections are shown in Figure 12 and Figure 13.
Because all internal resistors of the MAX174/MX574A/ MX674A are trimmed for absolute calibration, additional trimming is not necessary for most applications. The absolute accuracy for each grade is given in the specification tables.
If the offset trim is not needed, BIPOFF can be tied directly to AGND. The two resistors and trimmer for BIPOFF can then be discarded. A $50 \Omega \pm 1 \%$ metal film resistor should be attached between REFOUT and REFIN.
For a 0 to +10 V input range, the analog input is connected between AGND and $10 \mathrm{~V}_{\mathrm{IN}}$. For a 0 to +20 V input range, the analog input is connected between AGND and $20 \mathrm{~V}_{\mathrm{IN}}$. These ADCs can easily handle an input signal beyond the supplies. If full-scale trim is not needed, the gain trimmer, R2, should be swapped with a $50 \Omega$ resistor. Should a 10.24 V input range be selected, a $200 \Omega$ trimmer should be inserted in series with $10 \mathrm{~V}_{\mathrm{IN}}$. For a fullscale input range of 20.48 V , use a $500 \Omega$ trimmer in series with $20 \mathrm{~V}_{\mathrm{IN}}$. The nominal input impedance into $10 \mathrm{~V}_{\mathrm{IN}}$ is $5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ for $20 \mathrm{~V}_{\mathrm{IN}}$.

## Offset and Full-Scale Adjustment

In applications where the offset and full-scale range have to be adjusted, use the circuit shown in Figure 12. The offset should be adjusted first. Apply $1 / 2$ LSB at the analog input and adjust R1 until the digital output code flickers between 000000000000 and 000000000001. To adjust the full-scale range, apply FS - $3 / 2$ LSB at the analog input and adjust R2 until the output code changes between 111111111110 and 111111111111.

## Bipolar Input Operation

The bipolar transfer function is shown in Figure 14, and input connections are shown in Figure 15. One or both of the trimmers can be exchanged with a $50 \Omega \pm 1 \%$ fixed resistor if the offset and gain specifications suffice.

## Offset and Full-Scale Adjustment

To begin bipolar calibration, a signal $1 / 2$ LSB above negative full-scale is applied. R1 is trimmed until the digital output flickers between 000000000000 and 00000000 0001. Next, a signal $3 / 2$ LSB below positive full scale is applied. Then, R2 is trimmed until the output flickers between 111111111110 and 111111111111.

MAX174/MX574A/
MX674A


Figure 12. Ideal Unipolar Transfer Function


Figure 13. Unipolar Input Connections


Figure 14. Ideal Bipolar Transfer Function


Figure 15. Bipolar Input Connections

## Ordering Information

| PART | PINPACKAGE | LINEARITY (LSB) | TEMPCO (ppm $/{ }^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: |
| 8 $\mu$ s Maximum Conversion Time |  |  |  |
| TEMP RANGE: $\mathbf{0}^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |  |
| MAX174ACPI+ | 28 Plastic DIP | 1/2 | 10 |
| MAX174BCPI+ | 28 Plastic DIP | $1 / 2$ | 27 |
| MAX174CCPI+ | 28 Plastic DIP | 1 | 50 |
| MAX174ACWI+ | 28 Wide SO | 1/2 | 10 |
| MAX174BCWI+ | 28 Wide SO | $1 / 2$ | 27 |
| MAX174CCWI+ | 28 Wide SO | 1 | 50 |
| MAX174BC/D | Dice* | $1 / 2$ | - |
| TEMP RANGE: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
| MAX174AEPI+ | 28 Plastic DIP | 1/2 | 19 |
| MAX174BEPI+ | 28 Plastic DIP | $1 / 2$ | 38 |
| MAX174CEPI+ | 28 Plastic DIP | 1 | 75 |
| MAX174AEWI+ | 28 Wide SO | 1/2 | 19 |
| MAX174BEWI+ | 28 Wide SO | 1/2 | 38 |
| MAX174CEWI+ | 28 Wide SO | 1 | 75 |
| TEMP RANGE: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| MAX174AMJI | 28 CERDIP | $3 / 4$ | 12 |
| MAX174BMJI | 28 CERDIP | $3 / 4$ | 25 |
| MAX174CMJ | 28 CERDIP | 1/21 | 50 |
| 15 $\mu \mathrm{s}$ Maximum Conversion Time |  |  |  |
| TEMP RANGE: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |  |
| MX674AJN+ | 28 Plastic DIP | 1 | 50 |
| MX674AKN+ | 28 Plastic DIP | 1/2 | 27 |
| MX674ALN+ | 28 Plastic DIP | $1 / 2$ | 10 |
| MX674AJCWI+ | 28 Wide SO | 1 | 50 |
| MX674AKCWI+ | 28 Wide SO | $1 / 2$ | 27 |
| MX674ALCWI+ | 28 Wide SO | $1 / 2$ | 10 |
| MX674AK/D | Dice* | $1 / 2$ | - |
| TEMP RANGE: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
| MX674AJEPI+ | 28 Plastic DIP | 1 | 75 |
| MX674AKEPI+ | 28 Plastic DIP | $1 / 2$ | 38 |
| MX674ALEPI+ | 28 Plastic DIP | 1/2 | 19 |
| MX674AJEWI+ | 28 Wide SO | 1 | 75 |
| MX674AKEWI+ | 28 Wide SO | $1 / 2$ | 38 |
| MX674ALEWI+ | 28 Wide SO | 1/2 | 19 |


| PART | PINPACKAGE | LINEARITY (LSB) | TEMPCO (ppm $/{ }^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: |
| TEMP RANGE: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| MX674ASQ | 28 CERDIP* | 1 | 50 |
| MX674ATQ | 28 CERDIP* | $3 / 4$ | 25 |
| MX674AUQ | 28 CERDIP* | $3 / 4$ | 12 |
| MX674ASD | 28 Ceramic SB | 1 | 50 |
| MX674ATD | 28 Ceramic SB | $3 / 4$ | 25 |
| MX674AUD | 28 Ceramic SB | $3 / 4$ | 12 |
| $\mathbf{2 5 \mu s}$ Maximum Conversion Time |  |  |  |
| TEMP RANGE: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |  |
| MX574AJN+ | 28 Plastic DIP | 1 | 50 |
| MX574AKN+ | 28 Plastic DIP | $1 / 2$ | 27 |
| MX574ALN+ | 28 Plastic DIP | 1/2 | 10 |
| MX574AJCWI+ | 28 Wide SO | 1 | 50 |
| MX574AKCWI+ | 28 Wide SO | $1 / 2$ | 27 |
| MX574ALCWI+ | 28 Wide SO | 1/2 | 10 |
| MX574AJP+ | 28 PLCC | 1 | 50 |
| MX574AKP+ | 28 PLCC | $1 / 2$ | 27 |
| MX574ALP+ | 28 PLCC | $1 / 2$ | 10 |
| MX574AK/D | Dice* | 1/2 | - |
| TEMP RANGE: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
| MX574AJEPI+ | 28 Plastic DIP | 1 | 75 |
| MX574AKEPI+ | 28 Plastic DIP | 1/2 | 38 |
| MX574ALEPI+ | 28 Plastic DIP | $1 / 2$ | 19 |
| MX574AJEWI+ | 28 Wide SO | 1 | 75 |
| MX574AKEQI+ | 28 PLCC | $1 / 2$ | 38 |
| MX574AKEWI+ | 28 Wide SO | 1/2 | 38 |
| MX574ALEWI+ | 28 Wide SO | $1 / 2$ | 19 |
| TEMP RANGE: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| MX574ASQ | 28 CERDIP* | 1 | 50 |
| MX574ATQ | 28 CERDIP* | $3 / 4$ | 25 |
| MX574AUQ | 28 CERDIP* | $3 / 4$ | 12 |
| MX574ASD | 28 Ceramic SB | 1 | 50 |
| MX574ATD | 28 Ceramic SB | $3 / 4$ | 25 |
| MX574AUD | 28 Ceramic SB | $3 / 4$ | 12 |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*Maxim reserves the right to ship Ceramic SB in lieu of CERDIP packages.
${ }^{* *}$ Consult factory for dice specifications.

Chip Information
PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 28 PDIP | P28+2 | $21-0044$ | - |
| 28 PLCC | Q28+3 | $21-0049$ | $90-0235$ |
| 28 Wide SO | $\mathrm{W} 28+2$ | $\underline{21-0042}$ | $\underline{90-0109}$ |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 3 | $8 / 11$ | Updated the Electrical Characteristics and Ordering Information. Added <br> Revision History. | $2-4$ |
| 4 | $6 / 18$ | Updated Ordering Information | 16 |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Maxim Integrated:


MAX174BEWI+T MAX174CCWI ${ }_{+}$MAX174CEPI $\quad$ MAX174CEWI $+{ }_{+}$MAX174CEWI+T MX574AJCWI ${ }_{+}$

MX574AKCWI+T MX574AKEPI+ MX574AKEQI ${ }_{+}$MX574AKEQI+T MX574AKEWI+T MX574AKN+ MX574AKP +

 $\underline{M X 674 A L E W I+} \quad$ MX674ALEWI+T MAX174BEPI+ $\quad$ MAX174CCWI+T MX574AJEWI/GG8-T MX674AKEWI + MX674AKEPI +

