













bq24050, bq24052, bq24055

SLUS940C - SEPTEMBER 2009-REVISED DECEMBER 2014

# bg2405x 1-A, Single-Cell Li-Ion and Li-Pol Battery Charger With Automatic Adaptor and USB Detection

#### **Features**

- Charging
  - 1% Charge Voltage Accuracy
  - 10% Charge Current Accuracy
  - Pin Selectable USB 100-mA and 500-mA Maximum Input Current Limit
  - Programmable Termination and Precharge Threshold
- Protection
  - 30-V Input Rating; With 6.6-V Input Overvoltage Protection
  - Input Voltage Dynamic Power Management
  - 125 °C Thermal Regulation; 150°C Thermal Shutdown Protection
  - OUT Short-Circuit Protection and ISET Short Detection
  - Operation Over JEITA Range Through Battery NTC - 1/2 Fast-Charge-Current at Cold, 4.06 V at Hot
  - Fixed 10-Hour Safety Timer
- System
  - Auto Input Source Detection (D+, D- Pins)
    - No Device Transceiver Required
    - USB Friendly
  - Automatic Termination and Timer Disable Mode (TTDM) for Absent Battery Pack With Thermistor
  - Status Indication Charging/Done
  - Available in Small 2-mm x 2-mm or 2-mm × 3-mm Package

# **Applications**

- **Smart Phones**
- **PDAs**
- MP3 Players
- Low-Power Handheld Devices

# 3 Description

The bg2405x series of devices are highly integrated Li-Ion and Li-Pol linear chargers devices targeted at space-limited portable applications. The devices operate from either a USB port or AC adapter. The high-input voltage range with input overvoltage protection supports low-cost unregulated adapters.

The bg2405x has a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10-hour safety timer.

The battery is charged in three phases: conditioning, constant current, and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if an internal temperature threshold is exceeded.


The charger power stage and charge current sense functions are fully integrated. The charger function has high accuracy current and voltage regulation loops, charge status display, and charge termination. The precharge current and termination current threshold are programmed through an external resistor. The fast charge current value is also programmable through an external resistor.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
bq24050	MCON (40)	2.00 mm 2.00 mm	
bq24052	WSON (10)	2.00 mm × 2.00 mm	
bq24055	WSON (12)	2.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### **Simplified Circuit**





# **Table of Contents**

1	Features 1	7.4 Device Fu	nctional Modes	2
2	Applications 1	7.5 Programm	iing	2
3	Description 1	8 Application a	nd Implementation	26
4	Revision History2	8.1 Application	n Information	20
5	Pin Configuration and Functions3	8.2 Typical Ap	plications	20
6	Specifications4	9 Power Supply	Recommendations	30
•	6.1 Absolute Maximum Ratings 4	10 Layout		3
	6.2 Handling Ratings4	10.1 Layout G	uidelines	3 <sup>,</sup>
	6.3 Recommended Operating Conditions 4	10.2 Layout E	xample	3
	6.4 Thermal Information	10.3 Thermal	Considerations	32
	6.5 Electrical Characteristics 5	11 Device and D	ocumentation Support	33
	6.6 Timing Requirements	11.1 Documer	ntation Support	3
	6.7 Switching Characteristics9	11.2 Related L	_inks	3
	6.8 Typical Characteristics	11.3 Tradema	rks	33
7	Detailed Description 14	11.4 Electrosta	atic Discharge Caution	33
	7.1 Overview 14	11.5 Glossary		3
	7.2 Functional Block Diagram		Packaging, and Orderable	33
	7.5 1 Gature Description			


# 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	anges from Revision B (June 2012) to Revision C				
-	Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1			
С	hanges from Revision A (September 2009) to Revision B	Page			
•	Changed all occurrences of Li-Ion To: Li-Ion and Li-Pol	1			
С	hanges from Original (August 2009) to Revision A	Page			
	Changed the status of the devices From: Product Preview To: Production Data	1			




# 5 Pin Configuration and Functions





### DSS Package 12-Pin WSON With Exposed Thermal Pad bq24055 Top View



NOTE: NC - No internal connection

#### **Pin Functions**

	PIN			PIN		PIN		I/O	DESCRIPTION
NAME	NO								
bq24050/2 bq24055									
CHG	8	10	0	Low (FET on) indicates charging and Open Drain (FET off) indicates no Charging or Charge complete.					
D+	5	5	I	USB port D+ input connection					
D-	6	8	I	USB port D- input connection					
IN	1	1	I	Input power, connected to external DC supply (AC adapter or USB port). Expected range of bypass capacitors 1 $\mu$ F to 10 $\mu$ F, connect from IN to V <sub>SS</sub> .					
ISET	2	2	I	Programs the Fast-charge current setting. External resistor from ISET to VSS defines fast charge current value. Range is 52.3k (10 mA) to 540 $\Omega$ (1.0 A).					
ISET2	7	9	I	Programming the Input/Output Current Limit for the USB or Adaptor source: High = 50 mA max, Low = ISET, FLOAT = 100 mA max. D+D- Detection initially sets the charge threshold and requires ISET2 to change states to take control.					
NC	_	7	NA	Do not make connection to this pin (internal use) – Do not route through this pin					
OUT	10	12	0	Battery Connection. System Load may be connected. Average load should not be excessive, allowing battery to charge within the 10-hour safety timer window. Expected range of bypass capacitors 1 µF to 10 µF.					
PG	_	6	0	Low (FET on) indicates the input voltage is above UVLO and the OUT (battery) voltage and less than $V_{\rm OVP}$					
PRE-TERM				Programs the Current Termination Threshold (5 to 50% of lout which is set by ISET) and Sets the Precharge Current to twice the Termination Current Level.					
PRE-TERIVI	4	4	ı	Expected range of programming resistor is 1k to 10 k $\Omega$ (2k: $I_{OUT}/10$ for term; $I_{OUT}/5$ for precharge)					
TS	9 (1)	11	I	Temperature sense pin connected to '50/55 –10k at 25°C NTC thermistor, '52 – 100k NTC at 25°C, in the battery pack. Floating TS Pin or pulling High puts part in TTDM and disable TS monitoring, Timers and Termination. Pulling pin Low disables the IC (CE function). If NTC sensing is not needed, connect this pin to VSS through an external '50/55-10-k $\Omega$ /'52-100-k $\Omega$ resistor. A '50/55-250-k $\Omega$ /'52-880-k $\Omega$ from TS to ground will prevent IC entering TTDM when battery with thermistor is removed.					
VSS	3	3	_	Ground terminal					

### (1) Spins have different pin definitions



### Pin Functions (continued)

	PIN			DESCRIPTION
NAME	ME NO.			
	bq24050/2	bq24055		
Thermal Pad and Package	Pad 2x2mm <sup>2</sup>	Pad 2x3mm <sup>2</sup>	_	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.

# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input Voltage	IN (with respect to VSS)	-0.3	30	V
	OUT (with respect to VSS)	-0.3	7	V
	PRE-TERM, ISET, ISET2, TS, CHG, PG, D+, D-, (with respect to VSS)	-0.3	7	V
Input Current	IN		1.25	Α
Output Current (Continuous)	OUT		1.25	Α
Output Sink Current	CHG		15	mA
Junction temperature, T <sub>J</sub>		-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

# 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	prage temperature range			°C
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	3000		N/
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)		1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions<sup>(1)</sup>

		MIN	NOM	UNIT
M	IN voltage range	3.5	28	V
$V_{IN}$	IN operating voltage range, Restricted by V <sub>DPM</sub> and V <sub>OVP</sub>	4.45	3.5 28 4.45 6.45 1.0 1.0 0 125 1 10	V
I <sub>IN</sub>	Input current, IN pin		1.0	Α
I <sub>OUT</sub>	Current, OUT pin		1.0	Α
TJ	Junction temperature	0	125	°C
R <sub>PRE-TERM</sub>	Programs precharge and termination current thresholds	1	10	kΩ
R <sub>ISET</sub>	Fast-charge current programming resistor	0.540	52.3	kΩ
D	10k NTC thermistor range without entering TTDM, bq24050/55	1.66	258	kΩ
I <sub>OUT</sub> T <sub>J</sub> R <sub>PRE-TERM</sub>	100k NTC thermistor range without entering TTDM, bq24052	24	885	kΩ

(1) Operation with  $V_{\text{IN}}$  less than 4.5 V or in drop-out may result in reduced performance.



### 6.4 Thermal Information

	<b>/4</b> 1	bq24050 bq24052	bq24055	
	THERMAL METRIC <sup>(1)</sup>	DSQ	DSS	UNIT
		10 PINS	12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	63.5	61.8	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	79.5	70.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	33.9	25.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.8	1.9	C/VV
ΨЈВ	Junction-to-board characterization parameter	34.3	25.7	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.5	7.2	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

Over junction temperature range 0°C ≤ T<sub>J</sub> ≤ 125°C and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
UVLO	Undervoltage lock-out Exit	V <sub>IN</sub> : 0V → 4V Update based on sim/char	3.15	3.3	3.45	V
V <sub>HYS_UVLO</sub>	Hysteresis on V <sub>UVLO_RISE</sub> falling	$V_{IN}$ : $4V\rightarrow 0V$ , $V_{UVLO\_FALL} = V_{UVLO\_RISE} - V_{HYS-UVLO}$	175	230	280	mV
V <sub>IN-DT</sub>	Input power good detection threshold is V <sub>OUT</sub> + V <sub>IN-DT</sub>	(Input power good if $V_{IN} > V_{OUT} + V_{IN-DT}$ ); $V_{OUT} = 3.6V$ , $V_{IN}$ : $3.5V \rightarrow 4V$	30	80	145	mV
V <sub>HYS-INDT</sub>	Hysteresis on V <sub>IN-DT</sub> falling	$V_{OUT} = 3.6V, V_{IN}: 4V \rightarrow 3.5V$		31		mV
V <sub>OVP</sub>	Input overvoltage protection threshold	V <sub>IN</sub> : 5V → 7V (50/52/55)	6.5	6.65	6.8	V
V <sub>HYS-OVP</sub>	Hysteresis on OVP	$V_{IN}: 11V \rightarrow 5V$		95		mV
	LICD/A doptor law input valtage	Feature active in USB mode; Limit Input Source Current to 50mA; $V_{OUT}$ =3.5V; $R_{ISET}$ = 825 $\Omega$	4.34	4.4	4.46	
V <sub>IN-DPM</sub>	USB/Adaptor low input voltage protection. Restricts lout at V <sub>IN-DPM</sub>	Feature active in Adaptor mode; Limit Input Source Current to 50mA; V <sub>OUT</sub> =3.5V; R <sub>ISET</sub> = 825Ω	4.24	4.3	4.36	V
	USB input I-Limit 100 mA	ISET2 = Float; R <sub>ISET</sub> = 825Ω	85	92	100	
I <sub>IN-USB-CL</sub>	USB input I-Limit 500 mA	ISET2 = High; $R_{ISET} = 825\Omega$	430	462	500	mA
ISET SHORT (	CIRCUIT TEST				·	
R <sub>ISET_SHORT</sub>	Highest Resistor value considered a fault (short). Monitored for lout>90mA	Riset: $600\Omega \rightarrow 250\Omega$ , lout latches off. Cycle power to Reset. USB100 mode.	280		500	Ω
I <sub>OUT_CL</sub>	Maximum OUT current limit Regulation (Clamp)	$V_{IN}$ = 5V, $V_{OUT}$ = 3.6V, $V_{ISET2}$ =Low, Riset: 600Ω → 250Ω, lout latches off after t <sub>DGL-SHORT</sub>	1.05		1.4	Α
BATTERY SH	ORT PROTECTION				•	
V <sub>OUT(SC)</sub>	OUT pin short-circuit detection threshold/ precharge threshold	$V_{OUT}$ :3V $\rightarrow$ 0.5V, no deglitch	0.75	0.8	0.85	V
V <sub>OUT(SC-HYS)</sub>	OUT pin Short hysteresis	Recovery $\geq V_{OUT(SC)} + V_{OUT(SC-HYS)}$ ; Rising, no Deglitch		77		mV
I <sub>OUT(SC)</sub>	Source current to OUT pin during short-circuit detection		10	15	20	mA
QUIESCENT C	CURRENT				·	
OUT(PDWN)	Battery current into OUT pin	V <sub>IN</sub> = 0V			1	
OUT(DONE)	OUT pin current, charging terminated	V <sub>IN</sub> = 6V, V <sub>OUT</sub> > V <sub>OUT(REG)</sub>			6	μA
I <sub>IN(STDBY)</sub>	Standby current into IN pin	TS = LO, V <sub>IN</sub> ≤ 6V			125	μA
I <sub>cc</sub>	Active supply current, IN pin	TS = open, V <sub>IN</sub> = 6V, TTDM – no load on OUT pin, V <sub>OUT</sub> > V <sub>OUT(REG)</sub> , IC enabled		0.8	1	mA
BATTERY CH	ARGER FAST-CHARGE					
V <sub>OUT(REG)</sub>	Battery regulation voltage	V <sub>IN</sub> =5.5V, I <sub>OUT</sub> =25mA, V <sub>TS-45°C</sub> ≤ V <sub>TS</sub> ≤ V <sub>TS-0°C</sub>	4.16	4.20	4.23	V
V <sub>O_HT(REG)</sub>	Battery hot regulation Voltage	V <sub>IN</sub> =5.5V, I <sub>OUT</sub> =25mA, V <sub>TS-60°C</sub> ≤ V <sub>TS</sub> ≤ V <sub>TS-45°C</sub>	4.02	4.06	4.1	V
I <sub>OUT(RANGE)</sub>	Programmed Output "fast charge" current range	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}, V_{IN} = 5V, ISET2=Lo,$ $R_{ISET} = 675 \text{ to } 10.8 \text{k}\Omega$	10		800	mA

Copyright © 2009–2014, Texas Instruments Incorporated



# **Electrical Characteristics (continued)**

Over junction temperature range  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DO(IN-OUT)}$	Drop-Out, VIN – VOUT	Adjust VIN down until $I_{OUT}$ = 0.5A, $V_{OUT}$ = 4.15V, $R_{ISET}$ = 675 , ISET2=Lo (Adaptor Mode); Tj ≤ 100°C		325	500	mV
I <sub>OUT</sub>	Output "fast charge" formula	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}, V_{IN} = 5V, ISET2=Lo$		$K_{ISET}/R_{ISET}$		Α
		R <sub>ISET</sub> = K <sub>ISET</sub> /I <sub>OUT</sub> 50 < I <sub>OUT</sub> < 1.0 A	510	540	570	
K <sub>ISET</sub>	Fast charge current factor	R <sub>ISET</sub> = K <sub>ISET</sub> /I <sub>OUT</sub> 25 < I <sub>OUT</sub> < 50 mA	480	527	600	ΑΩ
		R <sub>ISET</sub> = K <sub>ISET</sub> /I <sub>OUT</sub> 10 < I <sub>OUT</sub> < 25 mA	350	520	680	
PRECHARGE -	- SET BY PRETERM PIN					
$V_{LOWV}$	Precharge to fast-charge transition threshold		2.4	2.5	2.6	V
t <sub>DGL1(LOWV)</sub>	Deglitch time on precharge to fast- charge transition			70		μs
I <sub>PRE-TERM</sub>	Refer to the Termination Section					
%PRECHG	Precharge Current Level, Default Setting	$V_{OUT} < V_{LOWV}$ ; $R_{PRE-TERM} = High Z (\ge 13k\Omega)$ ; $R_{ISET} = 1k$	18	20	22	%I <sub>OUT-CC</sub>
	Precharge current formula	$R_{PRE-TERM} = K_{PRE-CHG} (\Omega/\%) \times \%_{PRE-CHG} (\%)$	R <sub>PF</sub>	RE-TERM/KPRE-0	CHG	
V.	W Drachaga Factor	$ \begin{aligned} &V_{OUT} < V_{LOWV}, \ V_{IN} = 5V, \ R_{PRE-TERM} = 2k \ to \ 10k\Omega; \\ &R_{ISET} = 1080\Omega \ , \ R_{PRE-TERM} = K_{PRE-CHG} \times \% I_{FAST-CHG} \ , \end{aligned} $	90	100	110	Ω/%
K <sub>PRE-CHG</sub>	% Precharge Factor	$ \begin{aligned} & V_{OUT} < V_{LOWV}, \ V_{IN} = 5V, \ R_{PRE-TERM} = 1 \text{k to } 2 \text{k}\Omega; \\ & R_{ISET} = 1080\Omega, \ R_{PRE-TERM} = K_{PRE-CHG} \times \% I_{FAST-CHG}, \\ & \text{CHG}, \ \text{where} \ \% I_{FAST-CHG} \ \text{is } 10\% \ \text{to } 20\% \end{aligned} $	84	100	117	Ω/%
TERMINATION	- SET BY PRE-TERM PIN					
0/	Termination Current Threshold, Default Setting	$V_{OUT} > V_{RCH}$ ; $R_{PRE-TERM} = High Z (\ge 13k\Omega)$ ; $R_{ISET} = 1k$	9	10	11	%I <sub>OUT-CC</sub>
% <sub>TERM</sub>	Termination Current Threshold Formula	$R_{PRE-TERM} = K_{TERM} (\Omega/\%) \times \%TERM (\%)$	R <sub>F</sub>	R <sub>PRE-TERM</sub> / K <sub>TERM</sub>		
V	% Term Factor	$\begin{split} &V_{OUT} > V_{RCH}, \ V_{IN} = 5V, \ R_{PRE\text{-}TERM} = 2k \ to \ 10k\Omega \ ; \\ &R_{ISET} = 750\Omega; \ K_{TERM} \times \%I_{FAST\text{-}CHG}, \ where \ \%I_{FAST\text{-}}\\ &_{CHG} \ is \ 10 \ to \ 50\% \end{split}$	182	200	216	Ω/%
K <sub>TERM</sub>		$ \begin{aligned} & V_{OUT} > V_{RCH}, \ V_{IN} = 5V, \ R_{PRE-TERM} = 1k \ to \ 2k\Omega \ ; \\ & R_{ISET} = 750\Omega; \ K_{TERM} \times \%I_{FAST-CHG}, \ where \ \%I_{FAST-CHG} \ ; \\ & _{CHG} \ is \ 5 \ to \ 10\% \end{aligned} $	174	199	224	12/76
I <sub>PRE-TERM</sub>	Current for programming the term. and precharge with resistor. I <sub>Term-Start</sub> is the initial PRE-TERM curent.	$R_{PRE-TERM} = 2k$ , $V_{OUT} = 4.15V$	71	75	81	μΑ
%TERM	Termination current formula			R <sub>TERM</sub> / K <sub>TERM</sub>		
I <sub>Term-Start</sub>	Elevated PRE-TERM current for, $t_{\text{Term-Start}}$ , during start of charge to prevent recharge of full battery,		80	85	92	μΑ
RECHARGE O	RREFRESH					
V	Recharge detection threshold – Normal Temp	$V_{IN} = 5V$ , $V_{TS} = 0.5V$ , $V_{OUT}$ : $4.25V \rightarrow V_{RCH}$	V <sub>O(REG)</sub> -0. 120	V <sub>O(REG)</sub> -0.095	V <sub>O(REG)</sub> -0. 070	V
V <sub>RCH</sub>	Recharge detection threshold – Hot Temp	$V_{IN}$ = 5V, $V_{TS}$ = 0.2V, $V_{OUT}$ : 4.15V $\rightarrow$ $V_{RCH}$	V <sub>O_HT(REG)</sub> -0.130	V <sub>O_HT(REG)</sub> -0.105	V <sub>O_HT(REG)</sub> -0.080	V
BATTERY DET	ECT ROUTINE <sup>(1)</sup>					
$V_{REG-BD}$	VOUT Reduced regulation during battery detect	V <sub>IN</sub> = 5V, V <sub>TS</sub> = 0.5V, Battery Absent	V <sub>O(REG)</sub> -0. 450	V <sub>O(REG</sub> -0. 400	V <sub>O(REG)</sub> -0. 350	V
I <sub>BD-SINK</sub>	Sink current during V <sub>REG-BD</sub>		7		10	mA
$V_{\text{BD-HI}}$	High battery detection threshold	V <sub>IN</sub> = 5V, V <sub>TS</sub> = 0.5V, Battery Absent	V <sub>O(REG)</sub> -0. 150	V <sub>O(REG)</sub> -0. 100	V <sub>O(REG)</sub> -0. 050	V
V <sub>BD-LO</sub>	Low battery detection threshold	V <sub>IN</sub> = 5V, V <sub>TS</sub> = 0.5V, Battery Absent	V <sub>REG-BD</sub> +0.050	V <sub>REG-BD</sub> +0.100	V <sub>REG-BD</sub> +0.150	V
BATTERY-PAC	CK NTC MONITOR (2)					
I <sub>NTC-10k</sub>	NTC bias current; 10k NTC thermsistor, bq24050/5	V <sub>TS</sub> = 0.3V	48	50	52	μA

<sup>(1)</sup> In Hot Mode  $V_{O(REG)}$  becomes  $V_{O\_HT(REG)}$  (2) TS pin: bq24050/5: 10k NTC; bq24052: 100k NTC; See the *TS* Section for Thermistor Information



# **Electrical Characteristics (continued)**

Over junction temperature range  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage (unless otherwise noted)

Over juriouon	temperature range o o = 1j =	125 C and recommended supply voltage	(unicos onic	TWISC HOLE	,u)	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>NTC-100k</sub>	NTC bias current; 100k NTC thermsistor, bq24052	V <sub>TS</sub> = 0.3V	4.8	5	5.2	μΑ
I <sub>NTC-DIS-10k</sub>	bq24050/5 bias current when Charging is disabled.	V <sub>TS</sub> = 0V	27	30	34	μΑ
I <sub>NTC-DIS-100k</sub>	bq24052 bias current when Charging is disabled.	V <sub>TS</sub> = 0V	4.4	5	5.8	μΑ
I <sub>NTC-FLDBK-10k</sub>	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, bq24050/5	V <sub>TS</sub> : Set to 1.525V	4	5	6.5	μА
I <sub>NTC-FLDBK-100k</sub>	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, bq24052	V <sub>TS</sub> : Set to 1.525V	1.1	1.5	1.9	μА
V <sub>TTDM(TS)</sub>	Termination and timer disable mode Threshold – Enter	$V_{TS}$ : 0.5V $\rightarrow$ 1.7V; Timer Held in Reset	1550	1600	1650	mV
$V_{HYS-TTDM(TS)}$	Hysteresis exiting TTDM	$V_{TS}$ : 1.7V $\rightarrow$ 0.5V; Timer Enabled		100		mV
V <sub>CLAMP(TS)</sub>	TS maximum voltage clamp	V <sub>TS</sub> = Open (Float)	1800	1950	2000	mV
V <sub>TS_I-FLDBK</sub>	TS voltage where INTC is reduce to keep thermistor from entering TTDM	INTC adjustment (90 to 10%; 45 to 6.6uA) takes place near this spec threshold. $V_{TS}{:}~1.425V \rightarrow 1.525V$		1475		mV
C <sub>TS</sub>	Optional Capacitance – ESD			0.22		μF
V <sub>TS-0°C</sub>	bq2405x Low temperature CHG Pending	Low Temp Charging to Pending; $V_{TS}$ : 1V $\rightarrow$ 1.5V	1205	1230	1255	mV
V <sub>HYS-0°C</sub>	Hysteresis at 0°C	Charge pending to low temp charging; $V_{TS}$ : 1.5V $\rightarrow$ 1V		86		mV
V <sub>TS-10°C</sub>	Low temperature, half charge	Normal charging to low temp charging; $V_{TS}$ : 0.5V $\rightarrow$ 1V	765	790	815	mV
V <sub>HYS-10°C</sub>	Hysteresis at 10°C	Low temp charging to normal CHG; $V_{TS}$ : 1V $\rightarrow$ 0.5V		35		mV
V <sub>TS-45°C</sub>	High temperature at 4.1V	Normal charging to high temp CHG; $V_{TS}$ : 0.5V $\rightarrow$ 0.2V	263	278	293	mV
V <sub>HYS-45°C</sub>	Hysteresis at 45°C	High temp charging to normal CHG; $V_{TS}$ : 0.2V $\rightarrow$ 0.5V		10.7		mV
V <sub>TS-60°C</sub>	High temperature Disable	High temp charge to pending; $V_{TS}$ : 0.2V $\rightarrow$ 0.1V	170	178	186	mV
V <sub>HYS-60°C</sub>	Hysteresis at 60°C	Charge pending to high temp CHG; $V_{TS}$ : 0.1V $\rightarrow$ 0.2V		11.5		mV
V <sub>TS-EN-10k</sub>	Charge Enable Threshold, (10k NTC)	$V_{TS}: 0V \to 0.175V;$	80	88	96	mV
V <sub>TS-DIS_HYS-10k</sub>	HYS below $V_{\text{TS-EN-10k}}$ to Disable, (10k NTC)	$V_{TS}$ : 0.125V $\rightarrow$ 0V;		12		mV
V <sub>TS-EN-100k</sub>	Charge Enable Threshold, (100k NTC)	V <sub>TS</sub> : 0V → 0.175V	140	150	160	mV
V <sub>TS-DIS_HYS-100k</sub>	HYS below $V_{\text{TS-EN-100k}}$ to Disable, (100k NTC)	$V_{TS}$ : 0.125V $\rightarrow$ 0V;		50		mV
THERMAL REG	ULATION					
$T_{J(REG)}$	Temperature regulation limit			125		°C
$T_{J(OFF)}$	Thermal shutdown temperature			155		°C
$T_{J(OFF-HYS)}$	Thermal shutdown hysteresis			20		°C
LOGIC LEVELS						
$V_{IL}$	Logic LOW input voltage	Sink more than 8µA			0.4	V
V <sub>IH</sub>	Logic HIGH input voltage	Source more than 8µA	1.4			V
I <sub>IL</sub>	Sink current required for LO		2		9	μΑ
I <sub>IH</sub>	Source current required for HI		1.1		8	μΑ
$V_{FLT}$	ISET2 Float Voltage		650	900	1200	mV
D+/D- DETECT	ION – bq2405x		1			
$V_{D+}$	Bias at D+, during detection routine	Can source at least 200µA	0.475	0.6	0.7	V
I <sub>D+</sub>	Current Limit at D+ pin, during detection routine	V <sub>D+</sub> = 0V			1.5	mA



# **Electrical Characteristics (continued)**

Over junction temperature range  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
I <sub>D</sub> _	Current Sink at D– pin, during detection routine	V <sub>D-</sub> = 0.5V	50	100	150	μΑ			
I <sub>D+_LEAK</sub>	D+ leakage when not in detection mode	V <sub>D+</sub> = 5V			1	μΑ			
I <sub>DLEAK</sub>	D- leakage when not in detection mode	V <sub>D-</sub> = 5V			1	μΑ			
V <sub>DPDM_0.4V</sub>	D- Comparator Threshold Rising		0.35		0.45	V			
V <sub>DPDM_HYS_0.4V</sub>	D- Comparator Hysteresis			42		mV			
V <sub>DPDM_0.8V</sub>	D+/D- Comparator Threshold Rising		0.75		0.875	V			
V <sub>DPDM_HYS_0.8V</sub>	D+/D- Comparator Hysteresis			42		mV			
LOGIC LEVELS ON CHG AND PG									
V <sub>OL</sub>	Output LOW voltage	I <sub>SINK</sub> = 5mA			0.4	V			
I <sub>lkg</sub>	Leakage current into IC	$V_{CHG} = 5V, V_{PG} = 5V$			1	μΑ			



## 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT		
PRECHARGE – SET BY PRETERM PIN							
t <sub>DGL2(LOWV)</sub>	Deglitch time on fast-charge to precharge transition 32						
TERMINATIO	N – SET BY PRE-TERM PIN						
t <sub>DGL(TERM)</sub>	Deglitch time, termination detected		29		ms		
t <sub>Term-Start</sub>	Elevated termination threshold initially active for t <sub>Term-Start</sub>		1.25		min		
BATTERY-PA	BATTERY-PACK NTC MONITOR <sup>(1)</sup>						
t <sub>DGL(TTDM)</sub>	Deglitch exit TTDM between states		57		ms		
	Deglitch enter TTDM between states		8		μs		

<sup>(1)</sup> TS pin: bq24050/5: 10k NTC; bq24052: 100k NTC; See the TS Section for Thermistor Information

# 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT					I	
t <sub>DGL(PG_PWR)</sub>	Deglitch time on exiting sleep.	Time measured from V <sub>IN</sub> : 0V $\rightarrow$ 5V 1µs risetime to $\overline{PG}$ = low, V <sub>OUT</sub> = 3.6V	45			μs
t <sub>DGL(PG_NO-PWR)</sub>	Deglitch time on V <sub>HYS-INDT</sub> power down. Same as entering sleep.	Time measured from V <sub>IN</sub> : 5V $\rightarrow$ 3.2V 1µs fall-time to $\overline{PG}$ = High Z, V <sub>OUT</sub> = 3.6V		29		ms
t <sub>DGL(OVP-SET)</sub>	Input overvoltage blanking time	$V_{IN}$ : 5V $\rightarrow$ 12V		113		μs
t <sub>DGL(OVP-REC)</sub>	Deglitch time exiting OVP	Time measured from $V_{\text{IN}}\!\!: 12V \to 5V$ 1µs fall-time to $\overline{PG} = LO$		30		μs
ISET SHORT CI	RCUIT TEST				•	
t <sub>DGL_SHORT</sub>	Deglitch time transition from ISET short to lout disable	Clear fault by cycling IN or TS		1		ms
RECHARGE OR	REFRESH					
t <sub>DGL1(RCH)</sub>	Deglitch time, recharge threshold detected	$V_{IN}$ = 5V, $V_{TS}$ = 0.5V, $V_{OUT}$ : 4.25V $\rightarrow$ 3.5V in 1µs; $t_{DGL1(RCH)}$ is time to ISET ramp		29		ms
t <sub>DGL2(RCH)</sub>	Deglitch time, recharge threshold detected in OUT-Detect Mode	$V_{IN}$ = 5V, $V_{TS}$ = 0.5V, $V_{OUT}$ = 3.5V inserted; $t_{DGL2(RCH)}$ is time to ISET ramp		3.6		ms
BATTERY DETE	CT ROUTINE <sup>(1)</sup>					
t <sub>DGL(HI/LOW REG)</sub>	Regulation time at V <sub>REG</sub> or V <sub>REG-BD</sub>	V <sub>IN</sub> = 5V, V <sub>TS</sub> = 0.5V, Battery Absent		25		ms
BATTERY CHAI	RGING TIMERS AND FAULT TIMERS					
t <sub>PRECHG</sub>	Precharge safety timer value	Restarts when entering precharge; Always enabled when in precharge.	1700	1940	2250	s
t <sub>MAXCH</sub>	Charge safety timer value	Clears fault or resets at UVLO, TS (CE) disable, OUT Short, exiting LOWV and Refresh	34000	38800	45000	s
BATTERY-PACE	K NTC MONITOR (2)				•	
	Declitch for TC throubolds, 10°C	Normal to Cold Operation: $V_{TS}$ : 0.6V $\rightarrow$ 1V		40		ms
t <sub>DGL(TS_10C)</sub>	Deglitch for TS thresholds: 10°C	Cold to Normal Operation: $V_{TS}$ : 1.0V $\rightarrow$ 0.6V		12		ms
t <sub>DGL(TS)</sub>	Deglitch for TS thresholds: 0/45/60C.	Battery charging		30		ms
D+/D- DETECTI	ON – bq2405x					
t <sub>DPDM</sub>	DetectionTime from start of D+/D- detection to latched output	t = 0 at D- pulled-up > 0.5V or D+ pulled up externally, >0.8V		65		ms


<sup>(1)</sup> In Hot Mode  $V_{O(REG)}$  becomes  $V_{O\_HT(REG)}$  (2) TS pin: bq24050/5: 10k NTC; bq24052: 100k NTC; See the *TS* Section for Thermistor Information



### 6.8 Typical Characteristics


SETUP: bq24055 typical applications schematic;  $V_{IN} = 5 \text{ V}$ ,  $V_{BAT} = 3.6 \text{ V}$  (unless otherwise indicated)  $R_{ISET} = 1 \text{k}$ ;  $I_{OUT\_FAST\_CHG} = 540 \text{ mA}$ ;  $R_{PAC\_TERM} = 2 \text{k}$ ;  $I_{OUT\_PRE\_CHG} = 108 \text{ mA}$ ;  $I_{OUT\_TERM} = 54 \text{ mA}$ 

## 6.8.1 Power Up, Down, OVP, Disable and Enable Waveforms






# Power Up, Down, OVP, Disable and Enable Waveforms (continued)






#### 6.8.2 Protection Circuits Waveforms





# **Protection Circuits Waveforms (continued)**





# 7 Detailed Description

#### 7.1 Overview

The bq2405x is a highly integrated family of 2-mm  $\times$  2-mm or 2-mm  $\times$  3-mm single-cell Li-lon and Li-Pol chargers. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: precharge to recover a fully discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is flexible, allowing programming of the fast-charge current, precharge current and termination. This charger is designed to work with a USB connection or adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features: JEITA Temperature Standard, Overvoltage Protection, DPM-IN, Safety Timers, and ISET short protection. All of these features and more are described in detail below.

The charger is designed for a single power path from the input to the output to charge a single cell Li-Ion or Li-Pol battery pack. Upon application of a 5VDC power source the D+, D- detection routine is run to determine if the source is an Adaptor or a USB port. This feature is useful, when the battery is discharged (USB transceiver dead) or there is no transceiver, by early detection of an adaptor, thus allowing initial charging at the adaptor level. ISET and OUT short checks are performed in parallel with the detection routine to assure a proper charge cycle.

If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of precharge current can be programmed using the PRE-TERM pin which programs a percent of fast charge current (10 to 100%) as the precharge current. This feature is useful when the system load is connected across the battery *stealing* the battery current. The precharge current can be set higher to account for the system loading while allowing the battery to be properly conditioned. The PRE-TERM pin is a dual-function pin which sets the precharge current level and the termination threshold level. The termination "current threshold" is always half of the precharge programmed current level.


Once the battery voltage has charged to the  $V_{LOWV}$  threshold, fast charge is initiated and the fast charge current is applied. The fast charge constant current is programmed using the ISET pin. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC reaches 125°C, the IC enters thermal regulation. Slow the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further. Figure 19 shows the charging profile with thermal regulation. Typically under normal operating conditions, the IC's junction temperature is less than 125°C and thermal regulation is not entered.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The charge termination can be disabled if desired. The CHG pin is low (LED on) during the first charge cycle only and turns off once the charge termination threshold is reached, regardless if termination is enabled or disabled.

The TS pin monitors the voltage across the pack thermistor and implements the JEITA standard. This allows for reduced voltage regulation at hot temperatures and reduced charge currents at low temperatures. The TS pin incorporates a chip disable feature when pulled low and an Termination and Timer Disable Mode (TTDM) feature when left floating or pulled high.



# 7.2 Functional Block Diagram





### **Functional Block Diagram (continued)**




Figure 19. Charging Profile With Thermal Regulation

### 7.3 Feature Description

### 7.3.1 Power Down, or Undervoltage Lockout (UVLO):

The bq2405x family is in power down mode if the voltage of the IN pin is less than UVLO. The part is considered dead and all the pins are high impedance. Once the IN voltage rises above the UVLO threshold the IC enters Sleep Mode or Active mode depending on the voltage of the OUT pin (battery).

#### 7.3.2 Power Up

The IC is alive after the IN voltage ramps above UVLO (see Sleep Mode), resets all logic and timers, and starts to perform the D+D- detection along with many of the continuous monitoring routines. The D+/D- detection typically take less than 100 ms, but can take as long as 600 ms if there is no activity on the D+ or D- lines which indicates the device transceiver nor an adaptor is present. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at 100 mA, finishes the USB detection routine, sets the input current limit threshold base on the source detected (ISET=adaptor or 100mA=USB), starts the safety timer, and enables the CHG pin, See Figure 21.

#### 7.3.3 D+, D- Detection:

This detection is designed to give the charger advance notice that an adaptor or USB port is connect for the cases where the battery is discharged and device transceiver is not able to communicate with a USB host or there is not a device transceiver. If an adaptor is detected, then the charger can immediately start charging at the programmed ISET level. Without this early detection, the charger would have to default to the 100-mA input current level to make sure it was not over-loading a low power USB port. The detection method monitors the D+, D- communication lines looking for a short between the lines (Adaptor source connected) or pulldown resistors on D+, D- (USB source connected) to determine what source is connected (no USB communication takes place). If an adaptor source is detected then the charger will transition from the 100 mA startup level to the ISET programmed current level. If a USB port is detected, the input current limit will stay at the 100 mA level. If a different charge level is desired, than the one detected, the host has to change the state of the ISET2 pin (signals the internal logic to start using the ISET2 as the program pin) and then set to the desired state.



The D+ and D- pin connections inside the charger are disconnected within 100 ms of the D+ or D- lines being pulled high (start of detection), to minimize any interaction between the charger detection pins and the USB normal communications. If the device transceiver is able to communicate with the USB host, communication typically starts after 100 ms after the device has pulled the D+ or D- line high indicating it is "on line", and by then the IC detection is complete and has been disconnected. The device host then may change the ISET2 level or disable the IC by pulling the TS pin low.

### 7.3.4 New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS pin), exiting Termination and Timer Disable Mode (TTDM), detecting a battery insertion or the OUT voltage dropping below the VRCH threshold. The  $\overline{\text{CHG}}$  pin is active low only during the first charge cycle, therefore exiting TTDM or a dropping below VRCH will not turn on the  $\overline{\text{CHG}}$  pin FET, if the  $\overline{\text{CHG}}$  pin is already high impedance.






Figure 20. TS Battery Temperature Bias Threshold and Deglitch Timers






Figure 21. Power Up Flow Diagram

# 7.3.5 Overvoltage Protection (OVP) - Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch,  $t_{BLK(OVP)}$ . The timer ends and the CHG and  $\overline{PG}$  pin goes to a high impedance state. Once the overvoltage returns to a normal voltage, the  $\overline{PG}$  pin goes low, timer continues, charge continues and the  $\overline{CHG}$  pin goes low after a 25-ms deglitch.  $\overline{PG}$  pin is optional on some packages.



#### 7.3.6 Power Good Indication (PG)

After application of a 5 V source, the input voltage rises above the UVLO and sleep thresholds (V<sub>IN</sub>> V<sub>OUT</sub>+V<sub>DT</sub>), but is less than OVP (V<sub>IN</sub>< V<sub>OVP</sub>), then the PG FET turns on and provides a low impedance path to ground. See Figure 5, Figure 6, and Figure 14.

#### 7.3.7 CHG Pin Indication

The charge pin has an internal open drain FET which is on (pulls down to V<sub>SS</sub>) during the first charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the termination threshold set by the PRE-TERM resistor.

The charge pin will be high impedance in sleep mode and OVP (if PG is high impedance) and return to its previous state when the condition is removed.

Cycling input power, pulling the TS pin low and releasing or entering precharge mode will cause the CHG pin to reset and is considered the start of a first charge.

### 7.3.8 CHG and PG LED Pullup Source

For host monitoring, a pullup resistor is used between the STATUS pin and the V<sub>CC</sub> of the host and for a visual indication a resistor in series with an LED is connected between the STATUS pin and a power source. If the CHG or PG source can exceed 7 V, a 6.2-V Zener diode should be used to clamp the voltage. If the source is the OUT pin, note that as the battery changes voltage, the brightness of the LEDs vary.

CHARGING STATE	CHG FET/LED
1st Charge	ON
Refresh Charge	
OVP	OFF
SLEEP	
TEMP FAULT	ON for 1st Charge

V <sub>IN</sub> POWER GOOD STATE	PG FET/LED				
UVLO					
SLEEP Mode	OFF				
OVP Mode					
Normal Input $(V_{OUT} + V_{DT} < V_{IN} < V_{OUP})$	ON				
PG is independent of chip disable (bq24055, V <sub>TS</sub> = 0V)					

#### 7.3.9 Input DPM Mode (V<sub>IN</sub>-DPM or IN-DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back (voltage dropping), reaching its current limit due to an excessive load. When the input voltage drops to the V<sub>IN-DPM</sub> threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than V<sub>IN-DPM</sub> to power the out pin. This works well with current limited adaptors and USB ports as long as the nominal voltage is above 4.3 V and 4.4 V respectively. This is an added safety feature that helps protect the source from excessive loads.

#### 7.3.10 OUT

The OUT pin of the charger provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The OUT pin is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.



### 7.3.11 ISET

An external resistor is used to Program the Output Current (10 mA to 1.0 A) and can be used as a current monitor.

$$R_{ISET} = K_{ISET} \div I_{OUT}$$
 (1)


Where:

I<sub>OUT</sub> is the desired fast charge current;

K<sub>ISFT</sub> is a gain factor found in the electrical specification

For greater accuracy at lower currents, part of the sense FET is disabled to give better resolution. Figure 15 shows the transition from low current to higher current. Going from higher currents to low currents, there is hysteresis and the transition occurs around 0.15 A.

The ISET resistor is short protected and will detect a resistance lower than \$340 Ω. The detection requires at least 80 mA of output current. If a "short" is detected, then the IC will latch off and can only be reset by cycling the power. The OUT current is internally clamped to a maximum current between 1.05 A and 1.4 A and is independent of the ISET short detection circuitry, as shown in Figure 23. Also, see Figure 30 and Figure 10.





#### 7.3.12 TS

The TS pin is designed to follow the new JEITA temperature standard for Li-lon and Li-Pol batteries. There are now four thresholds, 60°C, 45°C, 10°C, and 0°C. Normal operation occurs from 10°C to 45°C. If between 0°C and 10°C the charge current level is cut in half and if between 45°C and 60°C the regulation voltage is reduced to 4.1 Vmax, see Figure 22. The TS feature is implemented using an internal 50-µA current source to bias the thermistor (bg24050/5 designed for use with a 10k NTC β = 3370 (SEMITEC 103AT-2 or Mitsubishi TH05-3H103F), and bg24052 with a 100k NTC  $\beta$  = 3540 (Mitsubishi TH05-36104F) or equivalent) connected from the TS pin to  $V_{SS}$ . If this feature is not needed, a fixed 10k can be placed between TS and  $V_{SS}$  to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS pin low to disable charge.

The TS pin has two additional features, when the TS pin is pulled low or floated/driven high. A low disables charge (similar to a CE feature) and a high puts the charger in TTDM.

Above 60°C or below 0°C the charge is disable. Once the thermistor reaches ≉-10°C the TS current folds back to keep a cold thermistor (from -10°C to -50°C) from placing the IC in the TTDM mode. If the TS pin is pulled low into disable mode, the current is reduce to ≠30 µA, see Figure 20. Because the I<sub>TS</sub> current is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10k and 100k.

### 7.3.13 Termination and Timer Disable Mode (TTDM) -TS pin high

The battery charger is in TTDM when the TS pin goes high from removing the thermistor (removing battery pack/floating the TS pin) or by pulling the TS pin up to the TTDM threshold.

When entering TTDM, the 10 hour safety timer is held in reset and termination is disabled. A battery detect routine is run to see if the battery was removed or not. If the battery was removed then the CHG pin will go to its high impedance state if not already there. If a battery is detected the CHG pin does not change states until the current tapers to the termination threshold, where the CHG pin goes to its high impedance state if not already there (the regulated output will remain on).

The charging profile does not change (still has precharge, fast-charge constant current and constant voltage modes). This implies the battery is still charged safely and the current is allowed to taper to zero.

When coming out of TTDM, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the CHG LED turns on.

If TTDM is not desired upon removing the battery with the thermistor, one can add a 237k resistor between TS and V<sub>SS</sub> to disable TTDM. This keeps the current source from driving the TS pin into TTDM. This creates ≉0.1°C error at hot and a ≉3°C error at cold.

#### 7.3.14 Timers

The precharge timer is set to 30 minutes. The precharge current, can be programmed to offset any system load, making sure that the 30 minutes is adequate.

The fast charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN-DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or 10-hour timer times out, the charging is terminated and the CHG pin goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power, or going into and out of TTDM.

### 7.3.15 Termination

Once the OUT pin goes above VRCH, (reaches voltage regulation) and the current tapers down to the termination threshold, the CHG pin goes high impedance and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current terminates. If the battery was removed along with the thermistor, then the TS pin is driven high and the charge enters TTDM. If the battery was removed and the TS pin is held in the active region, then the battery detect routine continues until a battery is inserted.



### 7.3.16 Battery Detect Routine

The battery detect routine should check for a missing battery while keeping the OUT pin at a useable voltage. Whenever the battery is missing the CHG pin should be high impedance.

The battery detect routine is run when entering and exiting TTDM to verify if battery is present, or run all the time if battery is missing and not in TTDM. On power up, if battery voltage is greater than  $V_{RCH}$  threshold, a battery detect routine is run to determine if a battery is present.

The battery detect routine will be disabled while the IC is in TTDM or has a TS fault. See Figure 24 for the Battery Detect Flow Diagram.

#### 7.3.17 Refresh Threshold

After termination, if the OUT pin voltage drops to VRCH (100 mV below regulation) then a new charge is initiated, but the CHG pin remains at a high impedance (off).

#### 7.3.18 Starting a Charge on a Full Battery

The termination threshold is raised by ≉14%, for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.






Figure 24. Battery Detect Flow Diagram



#### 7.4 Device Functional Modes

#### 7.4.1 Sleep Mode

If the IN pin voltage is between than  $V_{OUT} + V_{DT}$  and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the  $\overline{PG}$  and  $\overline{CHG}$  pins are high impedance. As the input voltage rises and the charger exits sleep mode, the  $\overline{PG}$  pin goes low, the safety timer continues to count, charge is enabled and the  $\overline{CHG}$  pin returns to its previous state. See Figure 14.

#### 7.5 Programming

### 7.5.1 PRE\_TERM – Precharge and Termination Programmable Threshold

Pre-Term is used to program both the precharge current and the termination current threshold, on the bq2405x. The precharge current level is a factor of two higher than the termination current level. The termination can be set between 5 and 50% of the programmed output current level set by ISET. If left floating the termination and precharge are set internally at 10/20%, respectively. The precharge-to-fast-charge,  $V_{low}$  threshold is set to 2.5 V.

$$R_{PRE-TERM} = \text{\%Term} \times K_{TERM} = \text{\%Pre-CHG} \times K_{PRE-CHG}$$
 (2)

#### Where:

%Term is the percent of fast charge current where termination occurs;

%Pre-CHG is the percent of fast charge current that is desired during precharge;


K<sub>TERM</sub> and K<sub>PRE-CHG</sub> are gain factors found in the electrical specifications.


#### 7.5.2 ISET2

Is a 3-state input and programs the Input Current Limit/Regulation Threshold. A low will program a regulated fast charge current via the ISET resistor and is the maximum allowed input/output current for any ISET2 setting, Float will program a 100-mA Current limit and High will program a 500-mA Current limit. Note that initially the D+/D-detection will latch the charge mode according to the source detected (dedicated charger: ISET; USB Host: at 100 mA) until the ISET2 pin has changed states, indicating the processor or transceiver is controlling the pin.

The detection routine registers the input level (Low–High-Z–High) of the ISET2 pin typically 532  $\mu$ s after applying input power (V<sub>IN</sub> > 3.4 V – UVLO). After the detection routine is complete, which is typically 100 ms after a pullup on the D+ or D– line or after typically 570 ms if no pullup, the IC monitors the ISET2 pin for a change of state. If the state changes (Low–High-Z–High) from the one registered, for more than 5  $\mu$ s, then the "detected" latched charge mode is released and is then controlled by the ISET2 pin. The completion of the detection routine varies due to the mechanical-plugging action of the USB cable; therefore, it is best to wait  $\geq$  600 ms after V<sub>IN</sub> > 3.4 V to take control of the ISET2 pin.

The following illustration shows two configurations for driving the 3-state ISET2 pin:





R1/R2 Divider set to 0.9 V Which is the Float Voltage



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


# 8.1 Application Information

The bq2405x evaluation module (EVM) is used to perform a stand-alone evaluation for the bq2405x device family. Refer to the user's guide SLUU378 for details.

## 8.2 Typical Applications

### 8.2.1 bq2405x Charger Application Design Example

The bq2405x chargers are designed to deliver up to 800 mA of continuous current to the battery output when programmed with a resistor on the ISET pin and is programmed for typically 540 mA at the factory. The USB current limit modes are selected by the ISET2 pin and ISET2 pin programs the charge current using the ISET resistor.



 $I_{OUT\_FAST\_CHG} = 540 \text{ mA}$ ;  $I_{OUT\_PRE\_CHG} = 108 \text{ mA}$ ;  $I_{OUT\_TERM} = 54 \text{ mA}$ 

Figure 25. Typical Application Circuit, bq24050, bq24052

#### 8.2.1.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current: I<sub>OUT-FC</sub> = 540 mA; ISET-pin 2
- Termination Current Threshold: %<sub>IOUT-FC</sub> = 10% of Fast Charge or ≉54 mA
- Precharge Current by default is twice the termination Current or ≉108 mA
- TS Battery Temperature Sense = 10-kΩ NTC (103AT)



#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Program the Fast Charge Current, ISET

 $R_{ISET} = [K_{(ISET)} / I_{(OUT)}]$ 

from electrical characteristics table. . .  $K_{(SET)} = 540 \text{ A}\Omega$ 

 $R_{ISET} = [540A\Omega/0.54A] = 1.0 k\Omega$ 

Selecting the closest standard value, use a 1-k $\Omega$  resistor between ISET (pin 16) and V<sub>SS</sub>.

### 8.2.2.2 Program the Termination Current Threshold, ITERM

 $R_{PRE-TERM} = K_{(TERM)} \times \%_{IOUT-FC}$ 

 $R_{PRE-TERM} = 200\Omega/\% \times 10\% = 2 k\Omega$ 

Selecting the closest standard value, use a  $2-k\Omega$  resistor between ITERM (pin 15) and Vss.

One can arrive at the same value by using 20% for a precharge value (factor of 2 difference).

 $R_{PRE-TERM} = K_{(PRE-CHG)} \times \%_{IOUT-FC}$ 

 $R_{PRE-TERM} = 100\Omega/\% \times 20\% = 2 k\Omega$ 

#### 8.2.2.3 TS Function

Use a  $10-k\Omega$  NTC thermistor in the battery pack (103AT).

To disable the temp sense function, use a fixed  $10-k\Omega$  resistor between the TS (Pin 1) and  $V_{SS}$ .

#### 8.2.2.4 $\overline{CHG}$ and $\overline{PG}$

**LED Status:** connect a 1.5-k $\Omega$  resistor in series with a LED between the OUT pin and the  $\overline{\text{CHG}}$  pin. Connect a 1.5-k $\Omega$  resistor in series with a LED between the OUT pin and the and  $\overline{\text{PG}}$  pin.


**Processor Monitoring:** Connect a pullup resistor between the power rail of the processor and the  $\overline{CHG}$  pin. Connect a pullup resistor between the power rail of the processor and the  $\overline{PG}$  pin.

#### 8.2.2.5 Selecting IN and OUT Pin Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input and output pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16-V capacitor may be adequate for a 30-V transient (verify tested rating with capacitor manufacturer).




#### 8.2.3 Application Curves



## 8.2.4 bq24055 Application

The bq2405x chargers are designed to deliver up to 800 mA of continuous current to he battery output when programmed with a resistor on the ISET pin and is programmed for typically 540 mA at the factory. The USB current limit modes are selected by the ISET2 pin and ISET2 pin programs the charge current using the ISET resistor.



 $I_{OUT\_FAST\_CHG}$  = 540 mA;  $I_{OUT\_PRE\_CHG}$  = 108 mA;  $I_{OUT\_TERM}$  = 54 mA

Figure 28. Typical Application Circuit, bg24055



#### 8.2.4.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current: I<sub>OUT-FC</sub> = 540 mA; ISET-pin 2
- Termination Current Threshold: %<sub>IOUT-FC</sub> = 10% of Fast Charge or ≉54 mA
- Precharge Current by default is twice the termination Current or ≉108 mA
- TS Battery Temperature Sense = 10-kΩ NTC (103AT)

#### 8.2.4.2 Detailed Design Procedure

#### 8.2.4.2.1 Program the Fast Charge Current, ISET

$$\begin{split} R_{ISET} &= [K_{(ISET)} \, / \, I_{(OUT)}] \\ \text{from electrical characteristics table.} \ . \ . \ K_{(SET)} = 540 \ A\Omega \\ R_{ISET} &= [540 A\Omega / 0.54A] = 1.0 \ k\Omega \\ \text{Selecting the closest standard value, use a 1-k}\Omega \ \text{resistor between ISET (pin 16) and V}_{SS}. \end{split}$$

#### 8.2.4.2.2 Program the Termination Current Threshold, ITERM

$$\begin{split} R_{PRE\text{-}TERM} &= K_{(TERM)} \times \%_{IOUT\text{-}FC} \\ R_{PRE\text{-}TERM} &= 200\Omega/\% \times 10\% = 2 \text{ k}\Omega \\ \text{Selecting the closest standard value, use a 2-k}\Omega \text{ resistor between ITERM (pin 15) and Vss.} \\ \text{One can arrive at the same value by using 20% for a precharge value (factor of 2 difference).} \\ R_{PRE\text{-}TERM} &= K_{(PRE\text{-}CHG)} \times \%_{IOUT\text{-}FC} \\ R_{PRE\text{-}TERM} &= 100\Omega/\% \times 20\% = 2 \text{ k}\Omega \end{split}$$

#### 8.2.4.2.3 TS Function

Use a 10-k $\Omega$  NTC thermistor in the battery pack (103AT).

To disable the temp sense function, use a fixed  $10-k\Omega$  resistor between the TS (Pin 1) and  $V_{SS}$ .

### 8.2.4.2.4 **CHG** and **PG**

**LED Status:** connect a 1.5-k $\Omega$  resistor in series with a LED between the OUT pin and the  $\overline{CHG}$  pin. Connect a 1.5-k $\Omega$  resistor in series with a LED between the OUT pin and the and  $\overline{PG}$  pin.


**Processor Monitoring:** Connect a pullup resistor between the power rail of the processor and the  $\overline{\text{CHG}}$  pin. Connect a pullup resistor between the power rail of the processor and the  $\overline{\text{PG}}$  pin.

#### 8.2.4.2.5 Selecting IN and OUT Pin Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input and output pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16-V capacitor may be adequate for a 30-V transient (verify tested rating with capacitor manufacturer).



### 8.2.4.3 Application Curves



# 9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.5 V and 28 V and current capability of at least the maximum designed charge current. This input supply should be well regulated. If located more than a few inches from the bq2405x IN and GND terminals, a larger capacitor is recommended.




# 10 Layout

### 10.1 Layout Guidelines

To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq2405x, with short trace runs to both IN, OUT and GND (thermal pad).

- All low-current GND connections should be kept separate from the high-current charge or discharge paths
  from the battery. Use a single-point ground technique incorporating both the small signal ground path and the
  power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The bq2405x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is best to use multiple 10-mill vias in the power pad of the IC and in close proximity to conduct the heat to the bottom ground plane. The bottom ground place should avoid traces that "cut off" the thermal path. The thinner the PCB the less temperature rise. The EVM PCB has a thickness of 0.031 inches and uses 2 oz. (2.8-mill thick) copper on top and bottom, and is a good example of optimal thermal performance.

#### 10.2 Layout Example





#### 10.3 Thermal Considerations

The bq2405x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS pin. Full PCB design guidelines for this package are provided in the *QFN/SON PCB Attachment Application Note* application note (SLUA271). The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for  $\theta_{JA}$  is:

$$\theta_{JA} = (T_J - T) / P \tag{3}$$

Where:

 $T_J$  = chip junction temperature

T = ambient temperature

P = device power dissipation

Factors that can influence the measurement and calculation of  $\theta_{JA}$  include:

- 1. Whether or not the device is board mounted
- 2. Trace size, composition, thickness, and geometry
- 3. Orientation of the device (horizontal or vertical)
- 4. Volume of the ambient air surrounding the device under test and airflow
- 5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion and Li-Pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to \$3.4 V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4 V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged:

$$P = [V_{(IN)} - V_{(OUT)}] \times I_{(OUT)} + [V_{(OUT)} - V_{(OUT)}] \times I_{(OUT)}$$
(4)

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. TI recommends that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for nontypical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.

### 10.3.1 Leakage Current Effects on Battery Capacity

To determine how fast a leakage current on the battery discharges, the battery is used for the calculation. The time from full to discharge can be calculated by dividing the Amp-Hour Capacity of the battery by the leakage current. For a 0.75AHr battery and a 10- $\mu$ A leakage current (750mAHr/0.010mA = 75000 hours), it would take 75k hours or 8.8 years to discharge. In reality, the self discharge of the cell is much faster, so the 10  $\mu$ A leakage would be considered negligible.



# 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following: QFN/SON PCB Attachment Application Note, SLUA271

### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	DUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
bq24050	Click here	Click here	Click here	Click here	Click here	
bq24052	Click here	Click here	Click here	Click here	Click here	
bq24055	Click here	Click here	Click here	Click here	Click here	

#### 11.3 Trademarks

All trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2009–2014, Texas Instruments Incorporated





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24050DSQR	ACTIVE	WSON	DSQ	10	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR		CVC	Samples
BQ24050DSQT	ACTIVE	WSON	DSQ	10	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR		CVC	Samples
BQ24052DSQR	ACTIVE	WSON	DSQ	10	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR		CGT	Samples
BQ24052DSQT	ACTIVE	WSON	DSQ	10	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR		CGT	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All ullilensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24050DSQR	WSON	DSQ	10	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24050DSQT	WSON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24052DSQR	WSON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24052DSQT	WSON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

www.ti.com 8-May-2018




\*All dimensions are nominal

7 till difficilities die fromman							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24050DSQR	WSON	DSQ	10	3000	195.0	200.0	45.0
BQ24050DSQT	WSON	DSQ	10	250	195.0	200.0	45.0
BQ24052DSQR	WSON	DSQ	10	3000	195.0	200.0	45.0
BQ24052DSQT	WSON	DSQ	10	250	195.0	200.0	45.0



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated