



#### **FEATURES**

- 100SPS Data Rate (High-Speed Mode)
- Single-Cycle Settling
- Easy Conversion Control with START Pin
- Automatic Shutdown
- Low Noise: 4μV<sub>RMS</sub> Noise (High-Resolution Mode)
- Input Multiplexer with Two Differential Channels (ADS1226)
- Voltage Reference Supports Ratiometric Measurements
- Self-Calibrating
- Simple Read-Only 2-Wire Serial Interface
- Internal High-Impedance Input Buffer
- Internal Temperature Sensor
- Internal Oscillator
- Low-Power: 1mW While Operating, < 1μA During Shutdown
- Analog and Digital Supplies: 2.7V to 5.5V

## **APPLICATIONS**

- Hand-Held Instrumentation
- Portable Medical Equipment
- Industrial Process Control


#### DESCRIPTION

The ADS1225 and ADS1226 are 24-bit delta-sigma analog-to-digital (A/D) converters. They offer excellent performance, ease-of-use, and low power in a small 4mm × 4mm QFN package and are well-suited for demanding high-resolution measurements, especially in portable and other space-saving and power-constrained applications.

The ADS1225 and ADS1226 convert on command using a dedicated START pin. Simply pulse this pin to initiate a conversion. Data is read in a single cycle for retrieval over a 2-wire serial interface that easily connects to popular microcontrollers like the MSP430. After the conversion completes, the ADS1225 and ADS1226 automatically shuts down all circuitry.

Internal features include a two-channel multiplexer (ADS1226), selectable input buffer, temperature sensor, and oscillator. The full-scale range is defined by the external voltage reference with support provided for up to a 5V differential input signal. Two operating modes allow for speed (100SPS data rate,  $15\mu V_{RMS}$  noise) or resolution ( $4\mu V_{RMS}$  noise, 16SPS data rate).

The ADS1225/6 supports 2.7 to 5.5V analog and digital supplies. Power consumption is 1mW while converting with 3V supplies. The ADS1225 and ADS1226 are fully specified over an extended industrial temperature range of –40°C to +105°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet or see the TI web site at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range, unless otherwise noted.

	ADS1225, ADS1226	UNIT
AVDD to GND	-0.3 to +6	V
DVDD to GND	-0.3 to +6	V
Input ourrent	100, momentary	mA
Input current	10, continuous	mA
Analog input voltage to GND	-0.3 to AVDD +0.3	V
Digital input voltage to GND	-0.3 to AVDD +0.3	V
Maximum junction temperature	+150	°C
Operating temperature range	-55 to +125	°C
Storage temperature range	-50 to +150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



### **ELECTRICAL CHARACTERISTICS**

All specifications at  $T_A = -40$ °C to +105°C, AVDD = +5V, DVDD = +3V, and  $V_{REF} = +5V$ , unless otherwise noted.

		AD	S1225, ADS12	226	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analog Input					
Full-scale input voltage	AINP – AINN		$\pm V_{REF}$		V
AL . I	Buffer off; AINP, AINN with respect to GND	GND - 0.1		AVDD + 0.1	V
Absolute input voltage	Buffer on; AINP, AINN with respect to GND	GND + 0.05		AVDD - 1.5	V
Differential inner time and an an	Buffer off		2		ΜΩ
Differential input impedance	Buffer on		1		GΩ
Common-mode input impedance	Buffer off		4		ΜΩ
System Performance					
Resolution		24			Bits
Data rata	High-Speed mode	75	100	125	SPS <sup>(1)</sup>
Data rate	High-Resolution mode	12	16	22	SPS <sup>(1)</sup>
Integral nonlinearity (INL)	End-point fit		0.0005	0.0020	% of FSR <sup>(2)</sup>
Offset error			60	200	μV
Offset error drift			0.3		μV/°C
Gain error			0.004	0.025	%
Gain error drift			0.3		ppm/°C
Common-mode rejection	At dc	85	95		dB
Analog power-supply rejection	At dc, ± 10% Δ in AVDD		95		dB
Digital power-supply rejection	At dc, DVDD = 2.7V to 5.5V		80		dB
Noise	High-Speed mode		1.5		ppm of FSR, rms
Noise	High-Resolution mode		0.4		ppm of FSR, rms
Temperature Sensor					
Temperature sensor voltage	T <sub>A</sub> = +25°C		106		mV
Temperature sensor coefficient			360		μV/°C
Voltage Reference Input					
Reference input voltage	V <sub>REF</sub> = VREFP – VREFN	0.5		AVDD	V
Negative reference input		GND - 0.1		VREFP - 0.5	V
Positive reference input		VREFN + 0.5		AVDD + 0.1	V
Voltage reference impedance			1.5		ΜΩ

<sup>(1)</sup> SPS = samples per second.
(2) FSR = full-scale range = 2 x V<sub>REF</sub>.



# **ELECTRICAL CHARACTERISTICS (continued)**


All specifications at  $T_A = -40$ °C to +105°C, AVDD = +5V, DVDD = +3V, and  $V_{REF} = +5V$ , unless otherwise noted.

			ADS1225, ADS1226		226	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital I	nput/Output					
	V <sub>IH</sub>		0.8 DVDD		DVDD + 0.1	V
Logic	V <sub>IL</sub>		GND - 0.1		0.2 DVDD	V
levels	V <sub>OH</sub>	I <sub>OH</sub> = 1mA	0.8 DVDD			V
	V <sub>OL</sub>	I <sub>OL</sub> = 1mA			0.2 DVDD	V
Input lea	akage				±10	μΑ
Power S	Supply					
AVDD			2.7		5.5	V
DVDD			2.7		5.5	V
		Shutdown		< 1		μΑ
		AVDD = 5V, converting, buffer off		285		μΑ
AVDD c	urrent	AVDD = 5V, converting, buffer on		405		μΑ
		AVDD = 3V, converting, buffer off		265		μΑ
		AVDD = 3V, converting, buffer on		385		μΑ
		Shutdown		< 1		μΑ
DVDD c	urrent	DVDD = 5V, converting		90		μΑ
		DVDD = 3V, converting		55		μΑ
T-4-1		AVDD = 5V, DVDD = 3V, buffer off		1.6	2.5	mW
Total power dissipation		AVDD = DVDD = 3V, buffer off		1		mW
Temper	ature Range					
Specifie	d		-40		+105	°C
Operatir	ng		-55		+125	°C
Storage			-60		+150	°C



### **PIN CONFIGURATION**






#### **PIN DESCRIPTIONS—ADS1225**

TERMINAL		ANALOG/DIGITAL	
NAME	NO.	INPUT/OUTPUT	DESCRIPTION
START	1	Digital Input	High: Start conversions; Low: Shutdown
SCLK	2	Digital Input	Serial clock input
DRDY/DOUT	3	Digital Output	Dual-purpose output: Data ready: indicates valid data by going low. Data output: outputs data, MSB first, on the rising edge of SCLK.
BUFEN	4	Digital Input	Enables buffer after MUX
GND	5	Ground	Analog and digital ground
TEMPEN	6	Digital Input	Selects temperature sensor input from MUX
MODE	7	Digital Input	Selects between High-Speed and High-Resolution modes
NC	8		No connect
NC	9		No connect
AINP1	10	Analog Input	Analog channel 1 positive input
AINN1	11	Analog Input	Analog channel 1 negative input
GND	12	Ground	Analog and digital ground
VREFN	13	Analog Input	Negative reference input
VREFP	14	Analog Input	Positive reference input
AVDD	15	Analog	Analog power supply
DVDD	16	Digital	Digital power supply





#### PIN DESCRIPTIONS—ADS1226

TERMINAL		ANALOG/DIGITAL	
NAME	NO.	INPUT/OUTPUT	DESCRIPTION
START	1	Digital Input	High: Start conversions; Low: Shutdown
SCLK	2	Digital Input	Serial clock input
DRDY/DOUT	3	Digital Output	Dual-purpose output: Data ready: indicates valid data by going low. Data output: outputs data, MSB first, on the rising edge of SCLK.
BUFEN	4	Digital Input	Enables buffer after MUX
MUX	5	Digital Input	Selects analog input from MUX
TEMPEN	6	Digital Input	Selects temperature sensor input from MUX
MODE	7	Digital Input	Selects between High-Speed and High-Resolution modes
AINP2	8	Analog Input	Analog channel 2 positive input
AINN2	9	Analog Input	Analog channel 2 negative input
AINP1	10	Analog Input	Analog channel 1 positive input
AINN1	11	Analog Input	Analog channel 1 negative input
GND	12	Ground	Analog and digital ground
VREFN	13	Analog Input	Negative reference input
VREFP	14	Analog Input	Positive reference input
AVDD	15	Analog	Analog power supply
DVDD	16	Digital	Digital power supply

110

100

90

70

60

50

40

2.5

Current (µA) 80



### **TYPICAL CHARACTERISTICS**

At  $T_A$  = +25°C, AVDD = +5V, DVDD = +3V, and  $V_{REF}$  = +5V, unless otherwise noted.




Figure 1.





Figure 2.





**DIGITAL CURRENT vs SUPPLY VOLTAGE** 

4.0


DVDD Supply Voltage (V)

Figure 5.





5.0



Copyright © 2006-2009, Texas Instruments Incorporated


3.5


3.0





# **TYPICAL CHARACTERISTICS (continued)**


At  $T_A$  = +25°C, AVDD = +5V, DVDD = +3V, and  $V_{REF}$  = +5V, unless otherwise noted.

















Submit Documentation Feedback



# TYPICAL CHARACTERISTICS (continued)

At  $T_A$  = +25°C, AVDD = +5V, DVDD = +3V, and  $V_{REF}$  = +5V, unless otherwise noted.







Figure 13.



HIGH-SPEED MODE DATA RATE VS TEMPERATURE










Figure 16.




Figure 18.



#### **OVERVIEW**

The ADS1225 and ADS1226 are 24-bit delta-sigma A/D converters. Figure 19 shows a conceptual diagram of the device. The ADS1225 has a single channel, while the ADS1226 allows for one of two input channels to be selected through a multiplexer. A buffer can also be selected to increase the input impedance. The modulator measures the differential input signal  $V_{IN} = (AINP - AINN)$  against the differential reference  $V_{REF} = (VREFP - VREFN)$ . The full-scale input range is  $\pm V_{REF}$ . A 2-wire serial interface indicates conversion completion and provides the user with the output data. An internal oscillator allows for free-running of the ADS1225 and ADS1226.

Two other pins are used to control the operation of the ADS1225 and ADS1226. The START pin initiates conversions. The MODE pin puts the device into one of two modes. In High-Speed mode, the device gives data at 100 samples per second (SPS). In High-Resolution mode, data comes out at 16SPS with lower noise. In both modes, the device has single-cycle settling, reducing the latency of the output data.

### **ANALOG INPUTS (AINx+, AINx-)**

The input signal to be measured is applied to the input pins AINPx and AINNx. The positive internal input is generalized as AINP, and the negative internal input is generalized as AINN. The signal is selected though the input MUX, which is controlled by MUX, as shown in Table 1. The ADS1225 and ADS1226 accept differential input signals, but can also measure unipolar signals. When measuring unipolar (or single-ended) signals with respect to ground, connect the negative input (AINN) to ground and connect the input signal to the positive input (AINP). Note that when the ADS1225 and ADS1226 are configured this way, only half of the converter full-scale range is used since only positive digital output codes are produced. An input buffer can be selected to increase the input impedance of the A/D converter with the BUFEN pin.

**Table 1. Input Channel Selection with MUX** 

DIGITAL PIN	SELECTED ANALOG INPUTS				
MUX	POSITIVE INPUT	NEGATIVE INPUT			
0	AINP1	AINN1			
1	AINP2	AINN2			




Figure 19. Conceptual Diagram of the ADS1225 and ADS1226



# Analog Input Measurement Without the Input Buffer

With the buffer disabled by setting the BUFEN pin low, the ADS1225 and ADS1226 measure the input signal using internal capacitors that are continuously charged and discharged. Figure 20 shows a simplified schematic of the ADS1225/6 input circuitry, with Figure 21 showing the on/off timings of the switches. The S $_1$  switches close during the input sampling phase. With S $_1$  closed, C $_{A1}$  charges to AINP, C $_{A2}$  charges to AINN, and C $_{B}$  charges to (AINP – AINN). For the discharge phase, S $_1$  opens first and then S $_2$  closes. C $_{A1}$  and C $_{A2}$  discharge to approximately VDD/2 and C $_{B}$  discharges to 0V. The constant charging of the input capacitors presents a load on the inputs that can be represented by effective impedances. Figure 22 shows the input circuitry with the capacitors and switches of Figure 20 by their effective impedances.




Figure 20. Simplified Input Structure with the Buffer Turned Off




Figure 21. S<sub>1</sub> and S<sub>2</sub> Switch Timing for Figure 20




Figure 22. Effective Analog Input Impedances with the Buffer Off

ESD diodes protect the inputs. To keep these diodes from turning on, make sure the voltages on the input pins do not go below GND by more than 100mV, and likewise do not exceed VDD by 100mV. This limitation is shown in Equation 1:

$$\mathsf{GND} - \mathsf{100mV} < (\mathsf{AINP}, \, \mathsf{AINN}) < \mathsf{VDD} + \mathsf{100mV}$$

$$\tag{1}$$

# **Analog Input Measurement with the Input Buffer**

When the buffer is enabled by setting the BUFEN pin high, a low-drift, chopper-stabilized input buffer is used to achieve very high input impedance. The buffer charges the input sampling capacitors, thus removing the load from the measurement. Because the input buffer is chopper-stabilized, the charging of parasitic capacitances causes the charge to be carried away, as if by resistance. The input impedance can be modeled by a single resistor, as shown in Figure 23. Note that when START is low, the buffer must be disabled to prevent loading of the inputs.




Figure 23. Effective Analog Input Impedances with the Buffer On

Note also that the analog inputs (listed in the Electrical Characteristics table as *Absolute Input Range*) must remain between GND + 0.05V to AVDD – 1.5V. Exceeding this range degrades linearity and results in performance outside the specified limits.



#### **TEMPERATURE SENSOR**

Internal diodes provide temperature-sensing capability. By setting the TEMPEN pin high, the selected analog inputs are disconnected and the inputs to the A/D converter are connected to the anodes of two diodes scaled to 1x and 64x in current and size inside the MUX, as shown in Figure 24. By measuring the difference in voltage of these diodes. temperature changes can be inferred from a baseline temperature. Typically, the difference in diode voltages is 106mV at +25°C, with a temperature coefficient of 360µV/°C. A similar structure is used in the MSC1210 for temperature measurement. For more information, see TI application report SBAA100, Using the MSC121x as a High-Precision Intelligent Temperature Sensor, available for download at www.ti.com.




Figure 24. Measurement of the Temperature Sensor in the Input

# VOLTAGE REFERENCE INPUTS (VREFP, VREFN)

The voltage reference used by the modulator is generated from the voltage difference between VREFP and VREFN:  $V_{REF} = VREFP - VREFN$ . The reference inputs use a structure similar to that of the analog inputs. A simplified diagram of the circuitry on the reference inputs is shown in Figure 25. The switches and capacitors can be modeled with an effective impedance of 1.5M $\Omega$ .




Figure 25. Simplified Reference Input Circuitry

ESD diodes protect the reference inputs. To prevent these diodes from turning on, make sure the voltages on the reference pins do not go below GND by more than 100mV, and likewise, do not exceed VDD by 100mV. This limitation is shown in Equation 2:

$$GND - 100mV < (VREFP, VREFN) < VDD + 100mV$$
(2)

For best performance, bypass the voltage reference inputs with a  $0.1\mu F$  capacitor between VREFP and VREFN. Place the capacitor as close as possible to the pins.

The differential voltage reference inputs and the wide range of operation (V<sub>REF</sub> can support up to AVDD) make ratiometric measurements easy to implement.



#### INTERNAL OSCILLATOR

The ADS1225 and ADS1226 have an internal oscillator and run without an external crystal or oscillator.

# DATA READY/DATA OUTPUT (DRDY/DOUT)

This digital output pin serves two purposes. First, it indicates when new data is ready by going LOW. Afterwards, on the first rising edge of SCLK, the DRDY/DOUT pin changes function and begins to output the conversion data, most significant bit (MSB) first. Data is shifted out on each subsequent SCLK rising edge. After all 24 bits have been retrieved, the pin can be forced high with an additional SCLK. It then stays high until new data is ready. This configuration is useful when polling on the status of DRDY/DOUT to determine when to begin data retrieval.

#### SERIAL CLOCK INPUT (SCLK)

This digital input shifts serial data out with each rising edge. There is hysteresis built into this input, but care should still be taken to ensure a clean signal. Glitches or slow-rising signals can cause unwanted additional shifting. For this reason, it is best to make sure the rise-and-fall times of SCLK are less than 50ns.

#### MODE

The ADS1225 and ADS1226 have two modes of operation, allowing for High-Speed or High-Resolution. By taking the MODE pin high, the data rate is approximately 100Hz with an rms noise of 15 $\mu$ V. When the MODE pin is low, the ADS1225 and ADS1226 average multiple samples to increase the noise performance to 4 $\mu$ V of rms noise with a data rate of 16Hz. Table 2 shows the MODE pin operation.

Table 2. MODE Pin Operation for the ADS1225 and ADS1226

MODE PIN	MODE	DATA RATE	NOISE
0	High-Resolution	16SPS	4μVrms
1	High-Speed	100SPS	15μVrms

#### START

The START pin provides easy and precise control of conversions. Pulse the START pin high to begin a conversion as shown in Figure 26 and Table 3. The completion of the conversion is indicated by the DRDY/DOUT pin going low. Once the conversion completes, the ADS1225 and ADS1226 automatically shut down to save power. They stay shut down until START is once again taken high to begin a new conversion.




Figure 26. Controlling Conversion with the START Pin

Table 3. START Pin Conversion Times for Figure 26

SYMBOL	DESCRIPTION	MIN	MAX	UNITS
t <sub>START</sub>	Minimum START pulse to initiate a conversion	17		μs
t <sub>CONV</sub>	Conversion time High-Speed mode	8.0	13.3	ms
	Conversion time High-Resolution mode	45.5	83.3	ms



The ADS1225 and ADS1226 can be configured to continuously convert by holding the START pin high as shown in Figure 27. With START held high, a new conversion starts immediately after the previous conversion completes. This configuration continues until the START pin is taken low. During calibration, the START pin must be kept high. Refer to the Self-Calibration section for details. Note that when START is low, the buffer must be disabled to prevent loading of the inputs.

#### **DATA FORMAT**

The ADS1225 and ADS1226 output 24 bits of data in binary twos complement format. The least significant bit (LSB) has a weight of  $(V_{REF})/(2^{23}-1)$ . The positive full-scale input produces an output code of 7FFFFh and the negative full-scale input produces an output code of 800000h. The output clips at these codes for signals exceeding full-scale. Table 4 summarizes the ideal output codes for different input signals.

Table 4. Ideal Output Code vs Input Signal

Input Signal V <sub>IN</sub> (AINP – AINN)	IDEAL OUTPUT CODE(11)
≥ +V <sub>REF</sub>	7FFFFh
$\frac{+V_{REF}}{2^{23}-1}$	000001h
0	000000h
$\frac{-V_{REF}}{2^{23}-1}$	FFFFFFh
$\leq -V_{REF} \left( \frac{2^{23}}{2^{23} - 1} \right)$	800000h

(1) Excludes effects of noise, INL, offset, and gain errors.




Figure 27. Conversion with the START Pin High



#### **DATA RETRIEVAL**

With the START pin high, the ADS1225 and ADS1226 continuously convert the analog input signal. To retrieve data, wait until DRDY/DOUT goes low, as illustrated in Figure 28 and Table 5. After this occurs, begin shifting out the data by applying SCLKs. Data is shifted out MSB first. It is not required to shift out all 24 bits of data, but the data must be retrieved before the new data is updated (see t<sub>2</sub>) or else it will be overwritten.

Avoid data retrieval during the update period.  $\overline{DRDY/DOUT}$  remain at the state of the last bit shifted out until it is taken high (see  $t_6$ ), indicating that new data is being updated. To avoid having  $\overline{DRDY/DOUT}$  remain in the state of the last bit, shift a 25th SCLK to force  $\overline{DRDY/DOUT}$  high (refer to Figure 29). This technique is useful when a host  $\overline{controlling}$  the ADS1225 and ADS1226 is polling  $\overline{DRDY/DOUT}$  to determine when data is ready.




Figure 28. Data Retrieval Timing

Table 5. Data Retrieval Times for Figure 28

SYMBOL	DESCRIPTION	MIN	MAX	UNITS
t <sub>DS</sub>	DRDY/DOUT low to first SCLK rising edge	0		ns
t <sub>SCLK</sub>	SCLK positive or negative pulse width	100		ns
t <sub>PD</sub>	SCLK rising edge to new data bit valid: propagation delay		50	ns
t <sub>HD</sub>	SCLK rising edge to old data bit valid: hold time	0		ns
t <sub>UP</sub>	Data updating: no readback allowed	29.5	49.2	μs
t <sub>CONV</sub>	Conversion time (1/data rate), High-Speed mode	8.0	13.3	ms
	Conversion time (1/data rate), High-Resolution mode	45.5	83.3	ms




Figure 29. Data Retrieval with DRDY/DOUT Forced High Afterwards



#### **SELF-CALIBRATION**

Self-calibration can be initiated at any time by applying two additional SCLKs after retrieving 24 bits of data; however, the START pin must be kept high prior to data conversion and remain high until the calibration completes. Figure 30 and Table 6 illustrate the timing pattern. The 25th SCLK will send DRDY/DOUT high. The falling edge of the 26th SCLK will begin the calibration cycle. Additional SCLK pulses may be sent after the 26th SCLK; however, activity on SCLK should be minimized during calibration for best results.

When the calibration is complete, DRDY/DOUT goes low, indicating that new data is ready. There is no need to alter the analog input signal applied to the ADS1225 and ADS1226 during calibration; the input pins are disconnected within the A/D converter and the appropriate signals are applied internally and automatically. The first conversion after a calibration is fully settled and valid for use. The time required for a calibration depends on two independent signals: the falling edge of SCLK and an internal clock derived from CLK. Variations in the internal calibration values change the time required for calibration (t<sub>CAL</sub>) within the range given by the min/max specs.




Figure 30. Self-Calibration Timing

Table 6. Self-Calibration Time for Figure 30

SYMBOL	DESCRIPTION	MIN	MAX	UNITS
t <sub>CAL</sub>	First data ready after calibration	187	313	ms



#### APPLICATION INFORMATION

#### **EXPOSED THERMAL PAD**

The exposed thermal pads of the ADS1225 and ADS1226 are internally connected to GND. To protect the package from board stress, solder the exposed thermal pad to the printed circuit board (PCB) and leave it floating electrically. For further information, see Application Report SLAU271, QFN/SON PCB Attachment, available for download from www.ti.com.

#### **GENERAL RECOMMENDATIONS**

The ADS1225 and ADS1226 are high-resolution A/D converters. Achieving optimal device performance requires careful attention to the support circuitry and PCB design. Figure 31 shows the basic connections for the ADS1225 and ADS1226. As with any precision circuit, be sure to use good supply bypassing capacitor techniques. A smaller value ceramic capacitor in parallel with a larger value tantalum capacitor works well. Place the capacitors, in particular the ceramic ones, close to the supply pins. Use a ground plane and tie the ADS1225 and

ADS1226 GND pin and bypass capacitors directly to it. Avoid ringing on the digital inputs. Small resistors ( $\approx 100\Omega$ ) in series with the digital pins can help by controlling the trace impedance. Place these resistors at the source end.

Pay special attention to the reference and analog inputs. These inputs are critical to performance. Bypass the voltage reference using similar techniques to the supply voltages. The quality of the reference directly affects the overall accuracy of the device. Make sure to use a low noise and low drift reference such as the REF1004. Often, only a simple RC filter is needed on the inputs. The circuit limits the higher frequency noise. Avoid low-grade dielectrics for the capacitors and place them as close as possible to the input pins. Keep the traces to the input pins short, and carefully watch how they are routed on the PCB.

After the power supplies and reference voltage have stabilized, issue a self-calibration command to minimize offset and gain errors.




Figure 31. Basic Connections



#### **SMALL INPUT SIGNALS**

Figure 32 shows the schematic of the ADS1225 for measuring small output signals such as the output of a bridge sensor or load cell. In this application, the load cell is combined with the ADS1225 and an MSP430 microcontroller. An OPA2333 is used to buffer the inputs and to provide the gain of the load cell signal. A 5V source is used as the reference and the excitation, although any clean source can create a proper ratiometric signal for the reference.

A typical load cell with a bridge sensitivity of 2mV/V using a 5V source would have a full-scale output of 10mV. The recommended gain of the OPA2333, for this load cell using low-drift resistors, would be  $1 + 2R_F/R_G = 100.8V/V$ . This value gives a full-scale

measurement of approximately 1V while keeping the noise contribution of the OPA2333 low. The noise is low enough compared to full-scale to create a several-thousand count weigh scale, even in High-Speed mode. For better accuracy, this noise could be lowered through either additional filtering or using the High-Resolution mode.

It is important to make sure that the reference and inputs are clean from clocks or other periodic signals to prevent coupling. Isolate the analog from the digital supplies and grounds whenever possible.




Figure 32. Using the OPA2333 as a Gain Stage in Front of the ADS1225



#### LARGE INPUT SIGNALS

Many industrial applications require measurement of signals that go beyond 5V. The ADS1225 can be used to measure large input signals with the help of an INA159. The precision, level translation differential amplifier converts a ±10V input to a 5V input scale. This design allows systems to be run from a single 5V supply without the need for higher voltage supplies for signal conditioning.

Figure 33 shows a basic schematic. The negative input of the INA159 is grounded while the positive input is allowed to swing from -10V to +10V. Similarly, the negative input of the ADS1225 is grounded while the positive input swings from 0.5V to +4.5V given the useful V<sub>OUT</sub> swing of the INA159. The larger signal is easily measured without the need for extra ±10V supplies. See the INA159 data sheet for additional details.




Figure 33. With the Help of an INA159, the ADS1225 Measures ±10V Signals






Figure 34. Summary of Serial Interface Waveforms

### **Table 7. Digital Pin Operations**

		INPUT		
DIGITAL PIN	PIN NO.	0	1	
START	1	Shutdown Mode	Start Conversion	
BUFEN	4	Buffer Off	Buffer On	
MUX (ADS1226 only)	5	AINP1 – AINN1 Input	AINP2 – AINN2 Input	
TEMPEN	6	Temperature Sensor Off	Temperature Sensor On	
MODE	7	High-Resolution Mode	High-Speed Mode	





# **Revision History**

Ch	anges from Revision B (August 2007) to Revision C	Page
•	Added last sentence to first paragraph of <i>Analog Input Measurement with the Input Buffer</i> section describing the START mode	11
•	Added last sentence to second paragraph of Start section describing the START mode	14
Ch	anges from Revision A (April 2007) to Revision B	Page
	Changed effective impedance from 250kΩ to 1.5MΩ in last sentence of <i>Voltage Reference Inputs</i> section	
	Added text to end of <i>START</i> section regarding keeping the START pin high during calibration	
	Changed text in first paragraph of <i>Self-Calibration</i> section	





6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS1225IRGVR	ACTIVE	VQFN	RGV	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS 1225	Samples
ADS1225IRGVT	ACTIVE	VQFN	RGV	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS 1225	Samples
ADS1226IRGVR	ACTIVE	VQFN	RGV	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS 1226	Samples
ADS1226IRGVRG4	ACTIVE	VQFN	RGV	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS 1226	Samples
ADS1226IRGVT	ACTIVE	VQFN	RGV	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS 1226	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

# \*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1225IRGVR	VQFN	RGV	16	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS1225IRGVT	VQFN	RGV	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS1226IRGVR	VQFN	RGV	16	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS1226IRGVT	VQFN	RGV	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1225IRGVR	VQFN	RGV	16	2500	367.0	367.0	35.0
ADS1225IRGVT	VQFN	RGV	16	250	210.0	185.0	35.0
ADS1226IRGVR	VQFN	RGV	16	2500	367.0	367.0	35.0
ADS1226IRGVT	VQFN	RGV	16	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



# RGV (S-PVQFN-N16)


# PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206351-2/L 05/13

NOTE: All linear dimensions are in millimeters



# RGV (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated