

# **Si5330x Data Sheet**

Ultra-Low Additive Jitter Fanout Clock Buffers with up to 10 Universal Outputs from Any-Format Input and Wide Frequency Range from 1 MHz to 725 MHz

The Si5330x family of Universal/Any-format fanout buffers is ideal for clock distribution (1 MHz minimum) and redundant clocking applications. These devices feature typical ultra-low jitter characteristics of 50 fs and operate over a wide frequency range. Built-in LDOs deliver high PSRR performance and reduce the need for external components, simplifying low-jitter clock distribution in noisy environments.

The Si5330x family is available in multiple configurations, with some versions offering a selectable input clock using a 2:1 input mux. Other features include independent (synchronous) output enable, glitchless switching, LOS monitor of input clocks, output clock division, and built-in format translation. These buffers can be paired with the Si534x clocks and jitter attenuators, the Si5332 clocks, and the Si5xx oscillators to deliver endto-end clock tree performance.

### **KEY FEATURES**

- Ultra-low additive jitter: 50 fs rms
- Built-in LDOs for high PSRR performance
- Up to 10 outputs
- Any-format Inputs (LVPECL, Low-power LVPECL, LVDS, CML, HCSL, LVCMOS)
- Wide frequency range
- Output Enable option
- Multiple configuration options
	- Dual Bank option
- 2:1 Input Mux operation
- Synchronous output enable
- Loss of signal (LOS) monitors for loss of input clock
- Output clock division: /1, /2, /4
- RoHS compliant, Pb-free
- Temperature range: –40 to +85 °C

# <span id="page-1-0"></span>**1. Ordering Guide**



## **Table 1.1. Product Family Overview**

# **Note:**

1. The synchronous features (Glitch-less switching and Synchronous OE) of the Si533xx family require a minimum input clock frequency of 1 MHz. If the selected input clock stops, pauses, or is gapped such that the 1 MHz minimum is not met for any time interval, then the output clock(s) will be disabled (turned off). Once the paused input clock restarts, the output clock may NOT start up immediately. Output start-up (turning back on) may be delayed for several input clock cycles until the internal synchronizer determines the input clock is once again valid.

2. Click on the part number above to see a block diagram for each corresponding part number.

### **Table 1.2. Si5330x Ordering Guide**



#### **Note:**

1.Add an "R" at the end of the OPN to denote tape and reel ordering options.

# **Table of Contents**





# <span id="page-4-0"></span>**2. Functional Description**

The Si5330x family of low-jitter, low-skew, universal/any-format buffers accepts most common differential or LVCMOS input signals. These devices are available in multiple configurations customized for the end application (refer to [1. Ordering Guide](#page-1-0) for more details on configurations).

### **2.1 Universal, Any-Format Input Termination**

The universal input stage enables simple interfacing to a wide variety of clock formats, including LVPECL, low-power LVPECL, LVCMOS, LVDS, HCSL, and CML. The simplified tables below summarize the various ac- and dc-coupling options supported by the device. For the best high-speed performance, the use of differential formats is recommended. For both single-ended and differential input clocks, the fastest possible slew rate is recommended since low slew rates can increase the noise floor and degrade jitter performance. Though not required, a minimum slew rate of 0.75 V/ns is recommended for differential formats and 1.0 V/ns for singleended formats. See *[AN766: Understanding and Optimizing Clock Buffer's Additive Jitter Performance](http://www.silabs.com/Support%20Documents/TechnicalDocs/AN766.pdf)* for more information.

### **Table 2.1. AC-Coupled Clock Input Options**



### **Table 2.2. DC-Coupled Clock Input Options**



<span id="page-5-0"></span>

**Figure 2.1. Differential (HCSL, LVPECL, Low-Power LVPECL, LVDS, CML) AC-Coupled Input Termination**



**Figure 2.2. DC-Coupled, Single-Ended (LVCMOS) Input Termination**



**Figure 2.3. AC-Coupled, Single-Ended (LVCMOS) Input Termination**



# **DC Coupled LVPECL Input Termination Scheme 2**







Note: 33 Ohm series termination is optional depending on the location of the receiver.

**Figure 2.4. Differential DC-Coupled Input Terminations**

### **Table 2.3. AC/DC-Coupled Clock Input Requirements for Glitchless, Non-Continuous Clocks1, 2, 3**

<span id="page-7-0"></span>

**Note:**

1."Non-continuous clocks" means any clock that can be stopped, disabled, or gapped.

2. "Yes" means this configuration is supported.

3. "No" indicates that the configuration is not supported. Operating under a "No" condition can result in erroneous clock outputs and/or erroneous LOS indications. Operating the device in unsupported configurations is not recommended.

### **2.2 Internal Input Bias Resistors**

Internal bias resistors ensure a differential output low condition in the event that the clock inputs are not connected. The clock input should not be actively driven when power is not applied to the device. The non-inverting input is biased with a 18.75 kΩ pull-down to GND and a 75 kΩ pull-up to V<sub>DD</sub>. The inverting input is biased with a 75 kΩ pull-up to V<sub>DD</sub>.



**Figure 2.5. Internal Input Bias Resistors**

### <span id="page-8-0"></span>**2.3 Voltage Reference (VREF)**

The  $V_{REF}$  pin can be used to bias the input receiver, as shown in the figure below, when a single-ended input clock (such as LVCMOS) is used. Note that  $V_{RFF} = V_{DD}/2$  and should be compatible with the Vcm rating of the single-ended input clock driving the CLK0 or CLK1 inputs. To optimize jitter and duty cycle performance, use the circuit in [Figure 2.3 AC-Coupled, Single-Ended \(LVCMOS\) Input Termina](#page-5-0)[tion on page 6](#page-5-0).  $V_{RFF}$  pin should be left floating when differential clocks are used.



**Figure 2.6. Using Voltage Reference with Single-Ended Input Clock**

### **2.4 Universal, Any-Format Output Buffer**

The highly flexible output drivers support a wide range of clock signal formats, including LVPECL, low power LVPECL, LVDS, CML, HCSL, and LVCMOS. SFOUTx[1] and SFOUTx[0] are 3-level inputs that can be pinstrapped to select the Bank A and Bank B clock signal formats independently. This feature enables the device to be used for format/level translation in addition to clock distribution, minimizing the number of unique buffer part numbers required in a typical application and simplifying design reuse. For EMI reduction applications, four LVCMOS drive strength options are available for each  $V_{DDO}$  setting.





#### 1.SFOUTx[1:0] are 3-level input pins. Tie low for "0" setting. Tie high for "1" setting. When left open, the pin is internally biased to  $V_{DD}/2$ .

# <span id="page-9-0"></span>**2.5 Input Mux (Si53301/02/04/05/07 Only)**

The Si53301/02/04/05/07 provide two clock inputs for applications that need to select between one of two clock sources. The CLK\_SEL pin selects the active clock input and has an internal pulldown resistor. The following table summarizes the input and output clock based on the input mux pin settings.

# **Table 2.5. Input Mux Logic**



### **2.6 Glitchless Clock Input Switching**

The Si53301/2/4/5/7 feature glitchless switching between two valid input clocks. The following figure illustrates that switching between input clocks does not generate runt pulses or glitches at the output.



**Figure 2.7. Glitchless Input Clock Switch**

The Si53301/2/4/5/7 support glitchless switching between clock inputs with a frequency variance up to 10x. When a switchover to a new clock is made, the output will disable low after two or three clock cycles of the previously selected input clock. The outputs will remain low for up to three clock cycles of the newly-selected clock, after which the outputs will start from the newly-selected input. If a switchover to an absent clock is made, the output will glitchlessly stop low and wait for edges of the newly-selected clock. A switchover from an absent clock to a live clock will also be glitchless. Note that the CLK\_SEL input should not be toggled faster than 1/250th the frequency of the slower input clock.

### **2.7 Synchronous Output Enable**

The Si5330x features a synchronous output enable (disable) feature. The output enable pin is sampled and synchronized to the falling edge of the input clock. This feature prevents runt pulses from being generated when the outputs are enabled or disabled.

When OE is low, Q is held low and Qb is held high for differential output formats. For LVCMOS output format options, both Q and Qb are held low when OE is set low. The output enable pin has an internal pull-up that enables the outputs when left unconnected. See [Table 3.10 AC Characteristics on page 23](#page-22-0) for output enable and output disable times.

### <span id="page-10-0"></span>**2.8 Loss of Signal (LOS) Indicator**

Si53301/2/8 feature a Loss of Signal (LOS) indicator. The LOS0 and LOS1 indicators are used to check for the presence of input clocks CLK0 and CLK1. The LOS0 and LOS1 pins must be checked prior to selecting the clock input or should be polled to check for the presence of the currently selected input clock. In the event that an input clock is not present, the associated LOSx pin will assume a logic high (LOSx = 1) state. When a clock is present at the associated input clock pin, the LOSx pin will assume a logic low (LOSx = 0) state.

### **2.9 Flexible Output Divider**

The Si53301/02/03/08 provide optional clock division in addition to clock distribution. The divider setting for each bank of output clocks is selected via 3-level control pins as shown in the table below. Leaving the DIVx pins open will force a divider value of 1, which is the default mode of operation.

### **Table 2.6. Divider Selection**



1. DIVx are 3-level input pins. Tie low for "0" setting. Tie high for "1" setting. When left open, the pin is internally biased to  $V_{DD}/2$ .

### 2.10 Power Supply (V<sub>DD</sub> and V<sub>DDOX</sub>)

The device includes separate core ( $V_{DD}$ ) and output driver supplies ( $V_{DDOX}$ ). This feature allows the core to operate at a lower voltage than  $V_{DDO}$ , reducing current consumption in mixed supply applications. The core  $V_{DD}$  supports 3.3, 2.5, or 1.8 V. Control signals, such as CLK\_SEL, DIV, and OE, are in the VDD domain. Each output bank has its own V<sub>DDOX</sub> supply, supporting 3.3, 2.5, or 1.8 V.

### <span id="page-11-0"></span>**2.11 Output Clock Termination Options**

The recommended output clock termination options for ac and dc are shown below. Unused outputs should be left unconnected.



**Figure 2.8. LVPECL AC and DC Output Terminations**

#### **DC Coupled LVDS and Low-Power LVPECL Termination**

<span id="page-12-0"></span> $V_{DDOX} = 3.3 V$  or 2.5 V, or 1.8 V (LVDS only)



#### **AC Coupled LVDS and Low-Power LVPECL Termination**



#### **AC Coupled CML Termination**



#### **DC Coupled HCSL Receiver Termination**



**DC Coupled HCSL Source Termination** 



**Figure 2.9. LVDS, CML, HCSL, and Low-Power LVPECL Output Terminations**



**Figure 2.10. LVCMOS Output Termination**

# **Table 2.7. Recommended LVCMOS RS Series Termination**



<span id="page-13-0"></span>

### **2.12 LVCMOS Output Termination to Support 1.5 V and 1.2 V**

LVCMOS clock outputs are natively supported at 1.8, 2.5, and 3.3 V. However, 1.2 V and 1.5 V LVCMOS clock outputs can be supported via a simple resistor divider network that will translate the buffer's 1.8 V output to a lower voltage as shown in the following figure.



**Figure 2.11. 1.5 V and 1.2 V LVCMOS Low-Voltage Output Termination**

**2.13 AC Timing Waveforms**



Rise/Fall Time



### <span id="page-14-0"></span>**2.14 Typical Phase Noise Performance (Differential Input Clock)**

Each of the phase noise plots superimposes Source Jitter, Total SE Jitter, and Total Diff Jitter on the same diagram.

- **Source Jitter**—Reference clock phase noise (measured Single-ended to PNA).
- **Total Jitter (SE)**—Combined source and clock buffer phase noise measured as a single-ended output to the phase noise analyzer and integrated from 12 kHz to 20 MHz.
- **Total Jitter (Diff)**—Combined source and clock buffer phase noise measured as a differential output to the phase noise analyzer and integrated from 12 kHz to 20 MHz. The differential measurement as shown in each figure is made using a balun. For more information, see [3. Electrical Specifications.](#page-18-0)

**Note:** To calculate the total RMS phase jitter when adding a buffer to your clock tree, use the root-sum-square (RSS).



**Figure 2.13. Differential Measurement Method Using a Balun**





**Figure 2.14. Total Jitter Differential Input (156.25 MHz)**



<b>Frequency</b>	<b>Differential</b>	Source Jitter	<b>Total Jitter</b>	<b>Additive Jitter</b>	<b>Total Jitter</b>	<b>Additive Jitter</b>
(MHz)	Input Slew Rate (V/ns)	(fs)	$(SE)$ (fs)	$(SE)$ (fs)	(Differential) (fs)	(Differential) (fs)
312.5		33.10	94.39	88.39	83.80	76.99

**Figure 2.15. Total Jitter Differential Input (312.5 MHz)**





**Figure 2.16. Total Jitter Differential Input (625 MHz)**

### <span id="page-16-0"></span>**2.15 Typical Phase Noise Performance (Single-Ended Input Clock)**

For single-ended phase noise measurements, the phase noise analyzer was connected directly without the use of a balun.

The following figure shows three phase noise plots superimposed on the same diagram.



<b>Frequency</b>	Single-Ended	Source Jitter	Total Jitter	<b>Additive Jitter</b>	<b>Total Jitter</b>	<b>Additive Jitter</b>
(MHz)	Input Slew Rate (V/ns)	(f <sub>S</sub> )	$(SE)$ (fs)	$(SE)$ (fs)	(Differential) (fs)	(Differential) (fs)
156.25	1.0	40.74	182.12	177.51	125.22	118.41

**Figure 2.17. Total Jitter Single-Ended Input (156.25 MHz)**

#### <span id="page-17-0"></span>**2.16 Input Mux Noise Isolation**

The input clock mux is designed to minimize crosstalk between CLK0 and CLK1. This improves phase jitter performance when clocks are present at both the CLK0 and CLK1 inputs. The following figure shows a measurement of the input mux's noise isolation.



**Figure 2.18. Input Mux Noise Isolation (Differential Input Clock, 44-QFN Package)**



**Figure 2.19. Input Mux Noise Isolation (Single-Ended Input Clock, 44-QFN Package)**

### **2.17 Power Supply Noise Rejection**

The device supports on-chip supply voltage regulation to reject power supply noise and simplify low-jitter operation in real-world environments. This feature enables robust operation alongside FPGAs, ASICs and SoCs and may reduce board-level filtering requirements. See *[AN491: Power Supply Rejection for Low-Jitter Clocks](http://www.silabs.com/Support%20Documents/TechnicalDocs/AN491.pdf)* for more information.

# <span id="page-18-0"></span>**3. Electrical Specifications**



### **Table 3.1. Recommended Operating Conditions**

**Note:**

1. Core supply  $V_{DD}$  and output buffer supplies  $V_{DDO}$  are independent. LVCMOS clock input is not supported for  $V_{DD}$  = 1.8 V but is supported for LVCMOS clock output for  $V_{DDOX}$  = 1.8 V. LVCMOS outputs at 1.5 V and 1.2 V can be supported via a simple resistor divider network.

2. See [2.12 LVCMOS Output Termination to Support 1.5 V and 1.2 V.](#page-13-0)

### **Table 3.2. Input Clock Specifications**

### (V<sub>DD</sub>=1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub>= -40 to 85 °C)



### **Table 3.3. DC Common Characteristics**

# (V<sub>DD</sub> = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,  $T_A$  = -40 to 85 °C)





# **Table 3.4. Output Characteristics (LVPECL)**

(V<sub>DDOX</sub> = 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub> = -40 to 85 °C)



### **Table 3.5. Output Characteristics (Low Power LVPECL)**

(V<sub>DDOX</sub> = 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub> = –40 to 85 °C)



# **Table 3.6. Output Characteristics (CML)**

( $V_{DDOX}$  = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,  $T_A$  = -40 to 85 °C)



### **Table 3.7. Output Characteristics (LVDS)**

# (V<sub>DDOX</sub> = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub> = -40 to 85 °C)



### **Table 3.8. Output Characteristics (LVCMOS)**

# (V<sub>DDOX</sub> = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,  $T_A$  = -40 to 85 °C)



### **Table 3.9. Output Characteristics (HCSL)**

 $(V_{DDOX} = 2.5 V \pm 5\% \text{ or } 3.3 V \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 



## **Table 3.10. AC Characteristics**

# <span id="page-22-0"></span>(V<sub>DD</sub> = V<sub>DDOX</sub> = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,  $T_A$  = -40 to 85 °C)





<span id="page-24-0"></span>





### **Notes:**

1. For best additive jitter results, use the fastest slew rate possible. See "AN766: Understanding and Optimizing Clock Buffer's Additive Jitter Performance" for more information.

2. AC-coupled differential inputs.

3. Measured differentially using a balun at the phase noise analyzer input. See [Figure 2.13 Differential Measurement Method Using](#page-14-0) [a Balun on page 15](#page-14-0).



### **Table 3.12. Additive Jitter, Single-Ended Clock Input**

**Notes:**

1. For best additive jitter results, use the fastest slew rate possible. See "AN766: Understanding and Optimizing Clock Buffer's Additive Jitter Performance" for more information.

2. DC-coupled single-ended inputs.

3. Measured single-ended at the phase noise analyzer input. See [Figure 2.17 Total Jitter Single-Ended Input \(156.25 MHz\) on page](#page-16-0) [17.](#page-16-0)

4. Drive Strength: 12 mA, 3.3 V (SFOUT = 11). LVCMOS jitter is measured single-ended.

5. Drive Strength: 9 mA, 2.5 V (SFOUT = 11). LVCMOS jitter is measured single-ended.



### **Table 3.13. Thermal Conditions**

**Note:**

1.Based on a 2-layer, PCB with Dimension 3"x4.5". PCB Thickness of 1.6mm. PCB Center Land with 4 Via to backside, 75% Cu coverage.

2. Based on PCB with dimension 3" x 4.5", PCB Thickness of 1.6 mm. PCB Center Land with 4 Via to top plane.

3. Based on 2-layer PCB with dimension 3" x 4.5", PCB Thickness of 1.6 mm. PCB Center Land with 16 Via to back side with 75% Cu coverage.

### **Table 3.14. Absolute Maximum Ratings**



**Note:**

1.Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

# <span id="page-27-0"></span>**4. Detailed Block Diagrams**



**Figure 4.1. Si53301 Block Diagram**

<span id="page-28-0"></span>

**Figure 4.2. Si53302 Block Diagram**

<span id="page-29-0"></span>

**Figure 4.3. Si53303 Block Diagram**

<span id="page-30-0"></span>

**Figure 4.4. Si53304 Block Diagram**

<span id="page-31-0"></span>

**Figure 4.5. Si53305 Block Diagram**

<span id="page-32-0"></span>





**Figure 4.7. Si53307 Block Diagram**

<span id="page-33-0"></span>

**Figure 4.8. Si53308 Block Diagram**

# <span id="page-34-0"></span>**5. Pin Descriptions**

### **5.1 Si53301 Pin Descriptions**



**Table 5.1. Si53301 -QFN Pin Descriptions**





<span id="page-36-0"></span>

<span id="page-37-0"></span>

**Table 5.2. Si53302 44-QFN Pin Descriptions**





<span id="page-39-0"></span>

<span id="page-40-0"></span>

**Table 5.3. Si53303 44-QFN Pin Descriptions**





<span id="page-42-0"></span>

<span id="page-43-0"></span>

### **Table 5.4. Si53304 32-QFN Pin Descriptions**





<span id="page-45-0"></span>

<span id="page-46-0"></span>

**Table 5.5. Si53305 44-QFN Pin Descriptions**







<span id="page-49-0"></span>

### <span id="page-50-0"></span>**5.6 Si53306 Pin Descriptions**







<span id="page-51-0"></span>

1. Pin types are:  $I = input$ ,  $O = output$ ,  $P = power$ ,  $GND = ground$ .

### <span id="page-52-0"></span>**5.7 Si53307 Pin Descriptions**







<span id="page-53-0"></span>

<span id="page-54-0"></span>







<span id="page-56-0"></span>

# <span id="page-57-0"></span>**6. Package Outlines**

# **6.1 16-QFN Package Diagram**







# **Table 6.1. Package Diagram Dimensions**

**Notes:**

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

# <span id="page-58-0"></span>**6.2 32-QFN Package Diagram**



**Figure 6.2. 5x5 mm 32-QFN Package Diagram Dimensions**



# **Table 6.2. Package Diagram Dimensions**

### **Notes:**

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

# <span id="page-59-0"></span>**6.3 44-QFN Package Diagram**



**Figure 6.3. 7x7 mm 44-QFN Package Diagram Dimensions**



# **Table 6.3. Package Diagram Dimensions**

#### **Notes:**

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# <span id="page-60-0"></span>**7. Land Patterns**

### **7.1 16-QFN Land Pattern**



**Figure 7.1. 3x3 mm 16-QFN Land Pattern**

### **Table 7.1. PCB Land Pattern**



# **Notes: General**

1.All dimensions shown are in millimeters (mm).

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

### **Solder Mask Design**

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60mm minimum, all the way around the pad.

### **Stencil Design**

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

2. The stencil thickness should be 0.125 mm (5 mils).

- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 4. A 2 x 2 array of 0.65 mm square openings on a 0.90 mm pitch should be used for the center ground pad.

## **Card Assembly**

1. A No-Clean, Type-3 solder paste is recommended.

2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# <span id="page-61-0"></span>**7.2 32-QFN Land Pattern**



**Figure 7.2. 5x5 mm 32-QFN Land Pattern**

### **Table 7.2. PCB Land Pattern**



# **Notes:**

# **General**

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

### **Solder Mask Design**

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

### **Stencil Design**

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

2. The stencil thickness should be 0.125 mm (5 mils).

- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 4. A 2×2 array of 0.75 mm square openings on 1.15 mm pitch should be used for the center ground pad.

#### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# <span id="page-62-0"></span>**7.3 44-QFN Land Pattern**



**Figure 7.3. 7x7 mm 44-QFN Land Pattern**

#### **Table 7.3. PCB Land Pattern**



# **Notes:**

# **General**

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

### **Solder Mask Design**

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

### **Stencil Design**

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

2. The stencil thickness should be 0.125 mm (5 mils).

- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 4. A 2×2 array of 1.0 mm square openings on 1.45 mm pitch should be used for the center ground pad.

#### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# <span id="page-63-0"></span>**8. Top Markings**

# **8.1 Si53301/04/08 Top Markings**



**Figure 8.1. Si53301 Top Marking Figure 8.2. Si53304 Top Marking Figure 8.3. Si53308 Top Marking**



# **Table 8.1. Si53301/04/08 32-QFN Top Marking Explanation**

<span id="page-64-0"></span>

**Figure 8.4. Si53302 Top Marking Figure 8.5. Si53303 Top Marking Figure 8.6. Si53305 Top Marking**





# <span id="page-65-0"></span>**8.3 Si53306/07 Top Markings**











# **Table 8.3. Si53306/07 Top Marking Explanation**

# <span id="page-66-0"></span>**9. Revision History**

# **Revision 1.0**

April, 2019

Initial release.



#### **Disclaimer**

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

#### **Trademark Information**

Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® , Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



**Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA**

# **http://www.silabs.com**

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Silicon Laboratories](https://www.mouser.com/silicon-labs): [SI53304-B-GMR](https://www.mouser.com/access/?pn=SI53304-B-GMR)