

## CY8C24533

# PSoC<sup>®</sup> Programmable System-on-Chip™

## Features

- Powerful Harvard-architecture processor
  - M8C processor speeds to 24 MHz
  - □ 8 × 8 multiply, 32-bit accumulate
  - □ Low power at high speed
  - □ 3.0-V to 5.25-V operating voltage
  - □ Industrial temperature range: -40 °C to +85 °C


#### Advanced peripherals (PSoC blocks)

- □ Four rail-to-rail analog PSoC blocks provide:
  - Up to 14-bit ADCs
  - · Up to 8-bit DACs
  - Programmable gain amplifiers
- Programmable filters and comparators
- □ Four digital PSoC blocks provide:
- 8- to 32-bit timers and counters, 8- and 16-bit pulse-width modulators (PWMs)
- · CRC and PRS modules
- Full-duplex UART
- Multiple SPI masters or slaves
- · Connectable to all GPIO pins
- Complex peripherals by combining blocks
- □ High-speed 8-bit SAR ADC optimized for motor control
- Precision, programmable clocking
  - □ Internal ±5% 24-/48-MHz oscillator
  - D High accuracy 24 MHz with optional 32-kHz crystal and PLL
  - Optional external oscillator, up to 24 MHz
  - Internal oscillator for watchdog and sleep
- Flexible on-chip memory
- □ 8-KB flash program storage 50,000 erase/write cycles
- □ 256 bytes SRAM data storage
- □ In-system serial programming (ISSP)
- Partial flash updates
- Flexible protection modes
- EEPROM emulation in flash
- Programmable pin configurations
- □ 25-mA sink on All GPIO
- Pull-up, pull-down, high Z, strong, or open drain drive modes on all GPIO
- Up to eight analog inputs on GPIO plus two additional analog inputs with restricted routing
- Two 30-mA analog outputs on GPIO
- □ Configurable interrupt on all GPIOs
- Additional system resources
  - □ I<sup>2</sup>C slave, master, and multi-master to 400 kHz
  - Watchdog and sleep timers
  - □ User-configurable low-voltage detection
  - Integrated supervisory circuit
  - On-chip precision voltage reference

#### Complete development tools

- □ Free development software (PSoC Designer<sup>™</sup>)
- Full-featured in-circuit emulator (ICE) and programmer
- Full-speed emulation
- Complex breakpoint structure
- 128-KB trace memory

## Logic Block Diagram



198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised January 29, 2015



## CY8C24533

## Contents

Features	1
Logic Block Diagram	1
Contents	2
PSoC Functional Overview	3
PSoC Core	3
Digital System	3
Analog System	4
Additional System Resources	5
PSoC Device Characteristics	5
Getting Started	6
Application Notes	6
Development Kits	6
Training	6
CYPros Consultants	6
Solutions Library	6
Technical Support	6
Development Tools	7
PSoC Designer Software Subsystems	7
Designing with PSoC Designer	8
Select User Modules	8
Configure User Modules	8
Organize and Connect	8
Generate, Verify, and Debug	8
Pinouts	
28-Pin Part Pinout	
Register Reference 1	
Register Conventions 1	0

10
10
13
40
40
41
42
47
48



## **PSoC Functional Overview**

The PSoC family consists of many programmable systemon-chips with on-chip controller devices. These devices are designed to replace multiple traditional MCU-based system components with one, low-cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as shown in the Logic Block Diagram on page 1, is comprised of four main areas: PSoC core, digital system, analog system, and system resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C24x33 family can have up to three I/O ports that connect to the global digital and analog interconnects, providing access to four digital blocks and four analog blocks.

#### **PSoC Core**

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable general purpose I/O (GPIO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard-architecture microprocessor. The CPU uses an interrupt controller with 11 vectors, to simplify programming of real-time embedded events. Program execution is timed and protected using the included sleep and watch dog timers (WDT).


Memory encompasses 8 KB of flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the flash. Program flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO), accurate to  $\pm 5\%$  over temperature and voltage. The 24-MHz IMO can also be doubled to 48 MHz for use by the digital system. A low-power 32-kHz internal low-speed oscillator (ILO) is provided for the sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768-kHz external crystal oscillator) is available for use as a real time clock (RTC) and can optionally generate a crystal-accurate 24-MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

## **Digital System**

The digital system is composed of 4 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user module references.





The digital peripheral configurations include:

- PWMs (8- and 16-bit)
- PWMs with dead band (8- and 16-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8 bit with selectable parity (up to 1)
- SPI master and slave (up to 1)
- I<sup>2</sup>C slave and master (one available as a system resource)
- Cyclical redundancy checker/generator (8- to 32-bit)
- IrDA (up to one)

Pseudo random sequence generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled PSoC Device Characteristics on page 5.



## **Analog System**


The analog system is composed of an 8-bit SAR ADC and four configurable blocks. The programmable 8-bit SAR ADC is an optimized ADC that runs up to 300 Ksps, with monotonic guarantee. It also has the features to support a motor control application.

Each analog block is comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Filters (2 and 4 pole band pass, low-pass, and notch)
- Amplifiers (up to two, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6- to 9-bit resolution)
- Multiplying DACs (up to two, with 6- to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a core resource)
- 1.3-V reference (as a system resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks. The analog column 0 contains the SAR8 ADC block rather than the standard SC blocks.

#### Figure 2. Analog System Block Diagram





#### Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power on reset. Brief statements describing the merits of each system resource follow:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of delta sigma ADCs.
- The I<sup>2</sup>C module provides 100- and 400- kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V voltage reference provides an absolute reference for the analog system, including ADCs and DACs.

#### **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoC device groups.

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size	SAR ADC
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K	No
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[1]</sup>	1 K	16 K	Yes
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K	No
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K	No
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K	No
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K	Yes
CY8C22x45	up to 38	2	8	up to 38	0	4	6 <sup>[1]</sup>	1 K	16 K	No
CY8C21x45	up to 24	1	4	up to 24	0	4	6 <sup>[1]</sup>	512	8 K	Yes
CY8C21x34	up to 28	1	4	up to 28	0	2	4 <sup>[1]</sup>	512	8 K	No
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[1]</sup>	256	4 K	No
CY8C20x34	up to 28	0	0	up to 28	0	0	3 <sup>[1,2]</sup>	512	8 K	No
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[1,2]</sup>	up to 2 K	up to 32 K	No

#### Table 1. PSoC Device Characteristics

Notes

Limited analog functionality.
 Two analog blocks and one CapSense<sup>®</sup>.



## **Getting Started**

For in-depth information, along with detailed programming details, see the PSoC<sup>®</sup> Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

#### **Application Notes**

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

#### **Development Kits**

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

#### Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com,

covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

#### **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



## **Development Tools**

PSoC Designer<sup>™</sup> is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- $\Box$  Hardware and software I<sup>2</sup>C slaves and masters
- □ Full-speed USB 2.0
- Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

#### **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- Organize and connect.
- 4. Generate, verify, and debug.

#### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

#### **Organize and Connect**

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.



## **Pinouts**

The PSoC CY8C24533 is available in a 28-pin SSOP package. Every port pin (labeled with a "P"), except for V<sub>ss</sub> and V<sub>dd</sub> in the following table and figure, is capable of Digital I/O.

#### 28-Pin Part Pinout

#### Table 2. 28-Pin Part Pinout (SSOP)

533	IE	D,	me		Figure 3. CY8C24533 PSoC Device
Pin Number CY8C24533	Digital	Analog	Pin Name	Description	AIO, P0[7] = 1 28 Vdd IO, P0[5] = 2 27 P0[6], AIO, AnColMux and ADC IP
1	I/O	Ι	P0[7]	Analog col mux IP and ADC IP	IO, P0[3] = 3 26 = P0[4], AIO, AnColMux and ADC IP AIO, P0[1] = 4 25 = P0[2], AIO, AnColMux and ADC IP
2	I/O	I/O	P0[5]	Analog col mux IP and column O/P and ADC IP	IO, P2[7] = 5 24 P0[0], AIO, AnColMux and ADC IP IO, P2[5] = 6 23 P2[6], IO
3	I/O	I/O	P0[3]	Analog col mux IP and column O/P and ADC IP	AIO, P2[3] 7 SSOP 22 P2[4], IO AIO, P2[1] 8 SSOP 21 P2[2], AIO
4	I/O	—	P0[1]	Analog col mux IP and ADC IP	AVref, IO, P3[0]  9 20  P2[0], AIO
5	I/O		P2[7]	GPIO	I2C SCL, IO, P1[7] = 10 19 = P3[1], IO I2C SDA, IO, P1[5] = 11 18 = P1[6], IO
6	I/O		P2[5]	GPIO	IO, P1[3] = 12 17 = P1[4], IO, EXTCLK
7	I/O	I	P2[3]	Direct switched capacitor input	12C SCL, ISSP SCL, XTALin, IO, P1[1] = 13 16 P1[2], IO
8	I/O	Ι	P2[1]	Direct switched capacitor input	Vss = 14 15 = P1[0], IO, XTALout, ISSP SDA, I2CSDA
9	I/O	AVref	P3[0] <sup>[3]</sup>	GPIO/ADC Vref (optional)	
10	I/O		P1[7]	I <sub>2</sub> C SCL	
11	I/O		P1[5]	I <sub>2</sub> C SDA	
12	I/O		P1[3]	GPIO	
13	I/O		P1[1] <sup>[4]</sup>	GPIO, Xtal input, I2C SCL, ISSP SCL	
14	Pov	wer	V <sub>ss</sub>	Ground pin	
15	I/O		P1[0] <sup>[4]</sup>	GPIO, Xtal output, I2C SDA, ISSP SDA	
16	I/O		P1[2]	GPIO	
17	I/O		P1[4]	GPIO, external clock IP	
18	I/O		P1[6]	GPIO	
19	I/O		P3[1] <sup>[5]</sup>	GPIO	
20	I/O	Ι	P2[0]	Direct switched capacitor input	
21	I/O	Ι	P2[2]	Direct switched capacitor input	
22	I/O		P2[4]	GPIO	
23	I/O		P2[6]	GPIO	
24	I/O	I	P0[0]	Analog col mux IP and ADC IP	
25	I/O	I	P0[2]	Analog col mux IP and ADC IP	
26	I/O	I	P0[4]	Analog col mux IP and ADC IP	
27	I/O	-	P0[6]	Analog col mux IP and ADC IP	
28	Pov	wer	$V_{dd}$	Supply voltage	

LEGEND: A = Analog, I = Input, and O = Output.

#### Notes

- Even though P3[0] is an odd port, it resides on the left side of the pinout.
   ISSP pin, which is not High Z at POR.
   Even though P3[1] is an even port, it resides on the right side of the pinout.



## **Register Reference**

This chapter lists the registers of the CY8C24533 PSoC device by using mapping tables, in offset order.

## **Register Conventions**

#### Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

## **Register Mapping Tables**

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, Bank 0 and Bank 1. The XOI bit in the flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set, the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are reserved and must not be accessed.



#### Table 3. Register Map Bank 0 Table: User Space

PRTOB         00         RV         400         41         -         81         -         C         C00           PRTOB         02         RW         44         44         -         82         -         C         C         C           PRTOB         03         RW         -         43         -         SSTTCRT         83         RW         C         C         C           PRTOB         66         RW         -         43         C         SSTTCRT         83         RW         C         C         C           PRTOB         66         RW         -         48         C         SSTTCRT         88         RW         C         C         C         C         RW         C         C         RW         C         C         RW         C         RW         C         RW         C         RW         C         RW	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRTODS         0.02         RW         4.2         PRT 100         4.2         PRT 200/2												
PHTON2         0.3         RW         end         4.3         end         RS         end         C.3         FRTIDE           PHTOR         0.4         RW         4.4         ASDITICRI         4.5         RW         C.4         C.4           PHTOR         0.6         RW         4.6         ASDITICRI         4.5         RW         C.6         FRTIDE           PHTOR         0.6         RW         4.6         ASDITICRI         8.7         RW         C.6         FRTIDE           PHTOR         0.6         RW         4.4         ASDITICRI         8.7         RW         C.6         FRTIDE           PHTOR         0.6         RW         4.4         RW         8.8         C.6         FRTIDE           PHTOR         0.6         RW         4.4         RW         8.8         C.6         C.6           PHTOR         0.6         RW         4.4         RW         8.8         C.6         C.6           PHTOR         RW         4.4         RW         <			RW		41							
PRT1DR         04         RW         CA         SOTICR0         64         RW         CA         FRT           PRT1E         05         RW         46         ASD11CR2         86         RW         C6         FRT           PRT1DR2         06         RW         47         ASD11CR2         86         RW         C6         FRT           PRT2DR         06         RW         47         ASD11CR2         87         RW         C6         FRT           PRT2DR         06         RW         48         RW         88         RW         C6         FRT           PRT2DR         06         RW         44         RW         88         RW         C6         FRT           PRT2DR         07         RW         46         RW         88         RW         C6         FRT           PRT3DR         00         RW         46         RW         RW         C6         FRT         FRT         FRT         C6         FRT         FRT         FRT         C6         FRT												
PRT16:         05         RW         C6         PRT           PRT163         06         RW         44         ASD11CR3         87         RW         C6         C6           PRT2DR         07         RW         44         ASD11CR3         87         RW         C6         C6           PRT2DR         08         RW         44         84         88         C6         C6           PRT2DR         08         RW         44         RW         88         C6         C6           PRT2SC         00         RW         44         RW         88         C6         C6           PRT3DR         00         RW         46         RW         80         C6         C6           PRT3DR         00         RW         46         RW         80         C6         C6           PRT3DR         00         RW         46         RW         80         C6         C6           PRT3DR         00         RW         46         RW         C6         C6         C7           PRT3DR         00         RW         C6         RW         C6         C6         C7         C7         C7												
PHY16S         06         RW         46         ASD11CR2         86         RW         CB           PHY12DR         06         RW         47         ASD11CR3         87         RW         C3           PHY12DR         06         RW         48          88          C3           PH72DR         06         RW         48          88          C6           PH72DR         06         RW         48          88          C6           PH72DR         00         RW         48          86          C6           PH73DR         00         RW         40          80          C6           PH73DR         00         RW         47         87         80          C7           PH73DR         00         RW         47         87         80          C7         C7           PH73DR         00         RW         47         45          80         RW         C7         C8           PH73DR         00         RW         47         45         A5         A5221CR1												
PHYLDN2         OF         RW         AT         ASDITCR3         B7         RW         C7         C7           PHYZDR         06         RW         48          88          C3         C3           PHYZDR         06         RW         44          88          C3         C3           PHYZDR         06         RW         44          88          C6         C6           PHYZDR         00         RW         44          88          C6         C6           PHYSDR         00         RW         44          86          C6         C6           PHYSDR         00         RW         44          87         RW         00          C7         00         C6         C7         00         C7         C6         C7         00         C7         00         C7         C7         C0         C6         C7         C6         C6         C7         C6         C6         C7         C7 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>												
PFYZDR         06         RW         48          88          763         763           PFYZDR         00         RW         44          80          763         763           PFYZDR         00         RW         44          86          763         763           PFYZDR         00         RW         440          86          763         763           PFYZDR         00         RW         440          865          763         765           PFY3DR         00         RW         446          865          766         776           PFY3DR         00         RW         446          873         876         776         787           PFY3DR         70         RW         445          57         893         877         776         78           PFY3DR         73          55         ASC21CR3         98         RW         786         78           PFY3DR         76         RW         56         ASC21CR3         98         RW         760         78												
PHT2GE         09         RW         RW         440         RW         680         RW         CS         PHT2GS           PHT2GS         0A         RW         440         RM         880         RM         CB         CC         CB         CC							ASD11CR3		RW			
PHT250S         0.4         FW         44												
PRTSDR         08         FW         48         48         60         88         60         66           PRTSDR         00         RW         440         1         80         1         60         60           PRTSDR         00         RW         44         1         80         1         60         60           PRTSDR         0F         RW         44         1         80         1         0         00           10         10         51         1         90         1         00         00           114         12         51         52         93         1         02         02           133         14         1         55         ASC21CR1         95         RW         20,07         05         RW           14         16         55         ASC21CR2         97         RW         12,07         05         RV           17         18         1         58         98         12,07         04         RV         10         10         10         10         10         10         10         10         10         10         10         10         10         10<												
PRT3DR         OC         RW         MA         4C         MA         8C         MA         CC         CC           PRT3SG         OE         RW         4F         1         8D         1         CC         CC           PRT3GS         OE         RW         4F         1         8E         1         CC         CC           PRT3GN2         OF         RW         4F         1         8E         1         CC         CC           PRT3GN2         OF         RW         4F         1         8E         1         CC         T           11         Int         ST         ST         90         Int         DD												
PRT3GE         OD         FW         Image: Constraint of the second se												
PRT3GS         0E         RW         4E         PRT3DM2         0F         CE         CE           10         FW         4F         PRT3DM2         0F         CF         CF         CF           11         FS0         FS0         PS0							-					
PRT3DM2         OF         RW         44F         PRT3DM2         OF         RW         OF         RW         OF         PRT3DM2												
10         11<												
11         12         51         91         91         91         91         91         91           13         12         53         53         12         92         102         102           14         53         55         152/CR1         95         103         103           15         55         152/CR1         95         102         105           16         56         152/CR1         95         102         105           17         57         152/CR3         97         102         105         105           18         19         56         102         98         102         108         104         104         104         104         104         104         104         104         105         107         107         107         10         100         100         100         100         100         100         100         100         100         107         107         107         107         107         107         107         107         107         107         107         107         107         107         107         107         107         107         107         100	FRIJDIMZ		RVV									
12         13         14         15         15         15         16         16         16         16         16         16         16         16         16         16         16         17<												
13         m         53         ASC21CR0         94         RW         DB3           14         55         54         ASC21CR1         96         RW         DB           16         56         ASC21CR1         96         RW         L2C_CFG         DB         RW           17         57         ASC21CR2         96         RW         L2C_CFG         DB         RW           18         58         ASC21CR3         97         RW         L2C_CR         DB         RW           18         58         S8         98         RIZ_CMCR         09         IZC_MSCR         00         RW           16         58         99         INT_CLR3         DD         RW         ICC_MSCR         00         RW           10         50         90         INT_CLR3         DD         RW         A0         INT_CLR3         DD         RW           11         51         51         91         91         INT_CLR3         DD         RW         RM         INT_KK3         DE         RW         RM         RW         RM         RW         RM         INT_KK3         DE         RW         RM         RM         RM												
14         CM         54         ASC21CR0         94         RW         D4         D4           15         55         ASC21CR2         96         RW         D5         RV         D6         RV           17         57         ASC21CR2         96         RW         IZC_DR         D7         #           18         58         7         ASC21CR2         96         RW         IZC_DR         D8         RV           18         59         7         ASC21CR2         96         RW         IZC_DR         D8         RV           14         59         99         IZC_MSCR         09         M         RV         ICC         CFG         D8         RV         INT_CICN         DA         RV           16         56         98         INT_CICR3         DD         FW         DE         PE         PE         DE         DE         RV         AS         RV         AS         RV												
15         16         16         16         16         16         16         17         16         17         16         17         18         17         17         18         17         17         18<							ASC21CR0		RW			
16         17         17         57         ASC21CR2         96         RW         12C_CR         D6         RW           18         57         ASC21CR3         97         RW         12C_CR         D6         RW           19         68         99         12C_NR         D8         RW         12C_NR         D8         RW           14         58         99         22_MSCR         D8         RW         107_CLR         DA         RW           16         60         60         99         107_CLR         DA         RW           10         60         76         98         107_CLR         DA         RW           16         60         78         99         107_CLR         DA         RW           16         70         60         78         99         107_CLR         DB         RW           050         70         44         56         99         107_KRS         DE         RW           05800CR         20         #         AMX_IN         60         RW         A1         107_VC         E2         RW           05800CR         22         RW         61         41												
17         18         17         18         17         18         17         18         17         18         17         18         18         17         18         18         17         18         18         17         18         18         17         18         18         17         18         18         17         18         18         11         18         19         18         19         18         18         19         18         19<										I2C CEG		RW
18         18         18         18         12C_DR         DB         12C_DR         DB         FW           14         54         59         99         12C_MSCR         D9         47           18         -         56         -         98         INT_CLR1         DB         FW           10         -         56         -         96         INT_CLR3         DC         FW           10         -         50         -         96         INT_CLR3         DD         FW           10         -         56         -         96         INT_MSK3         DE         FW           DB800FR         21         W         61         -         41         INT_MSK1         E1         FW           DB800FR         22         W         61         -         A2         INT_MSK1         E1         FW           DB800FR         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DB800FR         24         #         CMP_CR1         66         RW         A4         DEC_DL         E5         R           DB801FR         26												#
19         10         10         59         10         99         12C_MSCR         D9         #           18         10         5A         5A         9B         INT_CLR1         DB         RV           10         5C         9B         INT_CLR1         DB         RV           10         5C         9C         9C         RT_MSR3         DC         RC           11         5C         9C         9C         INT_CLR3         DD         RV           11         6D         6C         9C         INT_MSR3         DE         RC           11         6D         7C         9C         RT_MSR3         DE         RC           11         7C         7C         61         9F         PF							1.002101.0	-				RW
1A         1B         256         9B         1NT_CLR1         DA         RW           1C         1B         5C         9C         9C         1NT_CLR1         DB         RW           1E         5D         9C         9D         INT_CLR3         DE         RW           1E         5E         9F         9F         0D         RW         AD         INT_MSK3         DE         RW           DB800DR1         21         W         61         ANX_IN         60         RW         A3         RES_WDT         E3         W           DB800DR2         22         RW         62         A3         AT         RES_WDT         E3         W         DE         RW         A4         DEC_DH         E4         RK         DE												#
18         18         68         98         INT_CLR1         DB         RV           10         50         50         90         00         00         00         00           110         50         50         90         INT_CLR3         DD         00           116         55         96         96         01         07         00         07           116         55         97         97         07											-	RW
1C         1C         5C         9C         9C         0C         DC           1D         5D         5D         9D         INT_LR3         DD         RV           1E         5E         9F         9F         INT_LR3K3         DE         RV           DB800DR         20         #         AMX_IN         60         RW         A0         INT_MSK3         DE         RV           DB800DR         20         #         AMX_IN         60         RW         A0         INT_MSK1         E1         RV           DB800DR1         21         W         61         A1         INT_MSK1         E1         RV           DB800DR2         22         RW         62         A2         INT_VC         E2         RX           DB800DR1         24         #         CMP_CR0         64         #         A4         DEC_DH         E3         W           DB801DR1         25         W         ASY_CR         65         #         A4         DEC_CR1         E3         W           DB801DR1         25         W         SARADC_CR1         66         RW         A6         DEC_CR1         E4         RV												RW
1D         1D         5D         9D         INT_CLR3         DD         FR           1E         5E         9E         INT_MSK3         DE         RW           1F         6F         9F         INT_MSK3         DE         RW           DBB00DR0         20         #         AMX_IN         60         RW         A0         INT_MSK3         DE         RW           DBB00DR1         21         W         61         A1         INT_MSK1         E1         RW           DBB00DR2         22         RW         62         A2         INT_VC         E2         RC           DBB01DR1         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DB801DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DB801CR0         27         #         SARADC_DL         67         RW         A6         DEC_CR         E6         RW         A6         DEC_CR         E7         RV           DC802DR0         28         #         68         A8         MUL0_X         E9         W         CR02D												
1E         1E         5F         9F         9F         INT_MSK3         DE         RV           DBB00DR0         20         #         AMX_IN         60         RW         A0         INT_MSK0         E0         RV           DBB00DR1         21         W         61         A1         INT_MSK1         E1         RV           DBB00DR2         22         RW         62         A2         INT_VC         E2         RC           DBB00DR1         21         W         661         W         A3         RES_WDT         E3         W           DBB00DR1         22         RW         662         A2         INT_VC         E2         RC           DBB00DR1         24         #         CMP_CR0         65         #         A4         DEC_DH         E4         RC           DB801DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E5         RV           DE602DR1         29         W         SARADC_CR0         69         #         A9         MUL0_X         E8         W           DC802DR1         29         W         SARADC_CR1         6A         RW					5D			9D		INT CLR3	DD	RW
1F         1F<					5E			9E			DE	RW
DBB0DR0         20         #         AMX_IN         60         RW         A0         INT_MSK0         E0         RV           DB00DR1         21         W         61         A1         INT_MSK1         E1         RV           DB00DR1         21         W         62         A2         INT_VC         E2         RV           DB00DR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DB00DR1         25         W         AST_CR         65         #         A4         DEC_DH         E4         RC           DB01DR1         25         W         AST_CR         65         #         A5         DEC_CL         E5         RC           DB01DR1         25         W         ASADC_CR         66         RW         A6         DEC_CR         E6         RV           DB01CR0         27         #         SARADC_CR         68         A8         MUL0_X         E6         RV           DC802DR1         29         W         SARADC_CR         68         A8         MUL0_DH         EA         R           DC803DR2         22         RW					5F			9F		_	DF	
DBB00DR2         22         RW         62         A         A         A         R         C         E2         R           DBB00CR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DBB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RC           DBB01DR1         25         W         ASY CR         65         #         A5         DEC_CR1         E5         R           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RV           DBB01CR0         27         #         SARADC_DL         67         RW         A7         DEC_CR1         E6         RV           DCB02DR0         28         #         68         A8         MUL0_Y         E9         W           DCB02DR1         29         W         SARADC_CR1         6A         RW         AA         MUL0_Y         E9         W           DCB03DR1         2D         W         TMP_DR0         6C         RW         AA         MUL0_DL         EE         R	DBB00DR0		#	AMX IN	60	RW		A0		INT MSK0	E0	RW
DBB00CR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DBB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RK           DBB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RK           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR0         E6         RW           DB801DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RK           DB801DR2         28         #         68         A8         MUL0_X         E8         W           DC802DR1         29         W         SARADC_CR1         6A         RW         AA         MUL0_DH         EA         RE           DC802DR2         2A         RW         SARADC_CR1         6A         RW         AA         MUL0_DH         EA         RE         RC00_DR1         EC         RW           DC803DR0         2C         #         TMP_DR1         6D         RW	DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RC           DBB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DBB01DR1         26         RW         CMP_CR1         66         RW         A6         DEC_CR0         E6         RV           DBB01CR0         27         #         SARADC_DL         67         RW         A7         DEC_CR1         E7         RV           DC802DR0         28         #         68         A8         MUL0_X         E8         W           DC802DR1         29         W         SARADC_CR1         64         RW         A4         MUL0_Y         E9         W           DC802DR2         2A         RW         SARADC_CR1         6A         RW         AA         MUL0_DL         EB         R           DC803DR1         2D         W         TMP_DR1         6D         RW         AD         ACC0_DR0         ED         RV           DC803DR2         2E         RW         TMP_DR2         6E         RW         AF         ACC0_DR3         EF <t< td=""><td>DBB00DR2</td><td>22</td><td>RW</td><td></td><td>62</td><td></td><td></td><td>A2</td><td></td><td>INT_VC</td><td>E2</td><td>RC</td></t<>	DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR0         E6         RW           DBB01CR0         27         #         SARADC_DL         67         RW         A7         DEC_CR1         E7         RW           DC802DR0         28         #         SARADC_CR0         69         #         A8         MUL0_X         E8         W           DC802DR1         29         W         SARADC_CR1         6A         RW         AA         MUL0_UT         E9         W           DC802DR0         28         #         68         A8         MUL0_DL         E8         R           DC803DR0         2C         #         TMP_DR0         6C         RW         AA         MUL0_DL         E8         R           DC803DR1         2D         W         TMP_DR2         6E         RW         AE         ACC0_DR3         EE         RV           DC803DR2         2E         RW         TMP_DR3         6F         RW         AI         ACC0_DR2         EF <t< td=""><td>DBB00CR0</td><td>23</td><td>#</td><td>ARF_CR</td><td>63</td><td>RW</td><td></td><td>A3</td><td></td><td>RES_WDT</td><td>E3</td><td>W</td></t<>	DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR0         E6         RV           DBB01CR0         27         #         SARADC_DL         67         RW         A7         DEC_CR1         E7         RV           DCB02DR1         29         W         SARADC_CR0         69         #         A8         MULO_X         E8         W           DCB02DR2         2A         RW         SARADC_CR1         6A         RW         AA         MULO_Y         E9         W           DCB02DR2         2A         RW         SARADC_CR1         6A         RW         AA         MULO_DH         EA         R           DCB03DR0         2C         #         TMP_DR0         6C         RW         AC         ACC0_DR1         EC         RV           DCB03DR1         2D         W         TMP_DR2         6E         RW         AE         ACC0_DR3         EE         RV           DCB03DR2         2E         RW         TMP_DR3         6F         RW         AE         ACC0_DR2         EF         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         RDIORI <td>DBB01DR0</td> <td></td> <td>#</td> <td>CMP_CR0</td> <td>64</td> <td>#</td> <td></td> <td></td> <td></td> <td></td> <td>E4</td> <td>RC</td>	DBB01DR0		#	CMP_CR0	64	#					E4	RC
DBB01CR0         27         #         SARADC_DL         67         RW         A7         DEC_CR1         E7         RV           DCB02DR0         28         #         68         A8         MULO_X         E8         W           DCB02DR1         29         W         SARADC_CR0         69         #         A9         MULO_Y         E9         W           DCB02DR2         2A         RW         SARADC_CR1         6A         RW         AA         MULO_DH         EA         R           DCB02DR2         2A         RW         SARADC_CR1         6A         RW         AA         MULO_DH         EA         R           DCB03DR0         2C         #         TMP_DR0         6C         RW         AC         ACC0_DR0         ED         RV           DCB03DR1         2D         W         TMP_DR1         6D         RW         AC         ACC0_DR0         ED         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         AB         ACC0_DR2         EF         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         RDIORI         B0         RW	DBB01DR1		W	ASY_CR	65	#					E5	RC
DCB02DR0         28         #         68         #         A8         MUL0_X         E8         W           DCB02DR1         29         W         SARADC_CR0         69         #         A9         MUL0_Y         E9         W           DCB02DR2         2A         RW         SARADC_CR1         6A         RW         AA         MUL0_DH         EA         R           DCB02DR0         2B         #         6B         A8         MUL0_DL         E8         R           DCB03DR0         2C         #         TMP_DR0         6C         RW         AC         ACC0_DR1         EC         RV           DCB03DR1         2D         W         TMP_DR1         6D         RW         AC         ACC0_DR3         EE         RV           DCB03DR2         2E         RW         TMP_DR3         6F         RW         AF         ACC0_DR3         EE         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         RDI0RI         B0         RW         F0         F0         F0         F0         F0         F0         F0         F1         F0         F0         F1         F0         F1 <t< td=""><td></td><td></td><td>RW</td><td>CMP_CR1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>RW</td></t<>			RW	CMP_CR1								RW
DCB02DR1         29         W         SARADC_CR0         69         #         A9         MUL0_Y         E9         W           DCB02DR2         2A         RW         SARADC_CR1         6A         RW         AA         MUL0_DH         EA         R           DCB02DR0         2B         #         6B         RW         AA         MUL0_DL         EB         R           DCB03DR0         2C         #         TMP_DR0         6C         RW         AC         ACC0_DR1         EC         RV           DCB03DR1         2D         W         TMP_DR1         6D         RW         AD         ACC0_DR0         ED         RV           DCB03DR2         2E         RW         TMP_DR3         6F         RW         AE         ACC0_DR3         EE         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         RD         AF         ACC0_DR2         EF         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         RDI0R1         B0         RW         F0         5         RV         F0         5         RV         F0         5         RV         F0			#	SARADC_DL		RW						RW
DCB02DR2         2A         RW         SARADC_CR1         6A         RW         AA         MUL0_DH         EA         R           DCB02CR0         2B         #         6B         6B         AB         MUL0_DL         EB         R           DCB03DR0         2C         #         TMP_DR0         6C         RW         AC         ACC0_DR1         EC         RV           DCB03DR1         2D         W         TMP_DR1         6D         RW         AD         ACC0_DR0         ED         RV           DCB03DR2         2E         RW         TMP_DR3         6F         RW         AE         ACC0_DR2         EF         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         AE         ACC0_DR2         EF         RV           0         ACB00CR3         70         RW         RDIORI         B0         RW         F0         F0         F1         F1         F1         F3         GE         GE         RW         RDIORIN         B1         RW         F4         F2         F3         GE         F4         F1         F3         GE         F3         GE         F4         F4         GE<												W
DCB02CR0         2B         #         6B         AB         AB         MUL0_DL         EB         R           DCB03DR0         2C         #         TMP_DR0         6C         RW         AC         ACC0_DR1         EC         RV           DCB03DR1         2D         W         TMP_DR1         6D         RW         AD         ACC0_DR0         ED         RV           DCB03DR2         2E         RW         TMP_DR3         6F         RW         AE         ACC0_DR2         EE         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         AF         ACC0_DR2         EF         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         AF         ACC0_DR2         EF         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         RDIORI         B0         RW         ACC0_DR2         EF         RV           DCB03CR1         72         RW         RDIORI         B0         RW         F1         E         RV         F3         E         F3         E         F3         E         F3         E         F4												W
DCB03DR0         2C         #         TMP_DR0         6C         RW         AC         ACC_DR1         EC         RV           DCB03DR1         2D         W         TMP_DR1         6D         RW         AD         ACC0_DR0         ED         RV           DCB03DR2         2E         RW         TMP_DR2         6E         RW         AE         ACC0_DR3         EE         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         AE         ACC0_DR2         EF         RV           30         ACB00CR3         70         RW         RDI0RI         B0         RW         F1         F1         F1         F1         F1         F1         F2         F2         F2         F2         F2         F2         F3         F3         F3         F3         F3         F3         F3         F4         F5         F5         F6         F4         F4         F4         F4         F4         F4         F4         F5         F6				SARADC_CR1		RW						R
DCB03DR1         2D         W         TMP_DR1         6D         RW         AD         AD         ACCO_DR0         ED         RV           DCB03DR2         2E         RW         TMP_DR2         6E         RW         AE         ACCO_DR3         EE         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         AF         ACCO_DR3         EE         RV           30         ACB00CR3         70         RW         RDIORI         B0         RW         ACC0_DR2         EF         RV           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1         F0         F1           32         ACB00CR1         72         RW         RDIOSYN         B1         RW         F3         F3         F3           33         ACB01CR1         72         RW         RDIOLT0         B3         RW         F4         F5         F5         F6			#		6B						EB	R
DCB03DR2         2E         RW         TMP_DR2         6E         RW         AE         ACC0_DR3         EE         RV           DCB03CR0         2F         #         TMP_DR3         6F         RW         AF         ACC0_DR3         EF         RV           30         ACB00CR3         70         RW         RDIORI         B0         RW         FO         FO           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1         F2           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F3         F3           33         ACB01CR3         74         RW         RDIOLT0         B3         RW         F4         F4           34         ACB01CR3         74         RW         RDIORO0         B5         RW         F5         F5           36         ACB01CR1*         76         RW         RDIORO1         B6         RW         F6         F6           37         ACB01CR2*         77         RW         B1         F8         F6         F8           38          78         78         B8         F6												RW
DCB03CR0         2F         #         TMP_DR3         6F         RW         AF         ACC0_DR2         EF         RV           30         ACB00CR3         70         RW         RDIORI         B0         RW         F0         F0           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F3         F3           33         ACB00CR2         73         RW         RDIOIS         B2         RW         F4         F3           34         ACB01CR3         74         RW         RDIOLT0         B3         RW         F4         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F6         F5           36         ACB01CR1*         76         RW         RDIORO1         B6         RW         F6         F7         RI           38         78         78         6         B8         6         F8         F8           39         78         78         88         78         F8         F8<				TMP_DR1						_		RW
30         ACB00CR3         70         RW         RDIORI         B0         RW         F0           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F1         F2           33         ACB00CR2         73         RW         RDIOIS         B2         RW         F3         F3           34         ACB01CR3         74         RW         RDIOLT0         B3         RW         F4         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F6         F6           36         ACB01CR1*         76         RW         RDIORO1         B6         RW         F6         F8           37         ACB01CR2*         77         RW         B7         CPU_F         F7         RI           38         78         78         B8         F8         F8 <td></td> <td>RW</td>												RW
31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB00CR2         73         RW         RDIOIS         B3         RW         F3           34         ACB01CR3         74         RW         RDIOLT0         B3         RW         F4           35         ACB01CR3         74         RW         RDIORO0         B5         RW         F5           36         ACB01CR1*         76         RW         RDIORO0         B5         RW         F6           37         ACB01CR2*         77         RW         RDIORO1         B6         RW         F6           38         78         78         88         F8         F8         F8           39         79         89         F9         F4         F4           38         7A         7A         BA         F8         F8           39         79         B8         F8         F4         F4           38         7A         7A         BB         BB         FA	DCB03CR0		#						=	ACC0_DR2		RW
32         ACB00CR1         72         RW         RDI0IS         B2         RW         F2         F2           33         ACB00CR2         73         RW         RDI0IS         B3         RW         F3         F3           34         ACB01CR3         74         RW         RDI0LT0         B3         RW         F4         F4           35         ACB01CR0         75         RW         RDI0RO0         B5         RW         F6         F5           36         ACB01CR1*         76         RW         RDI0RO1         B6         RW         F6         F6           37         ACB01CR2*         77         RW         B7         CPU_F         F7         RI           38         78         78         88         F8         F8         F8         F8         F8         F9         F8         F8 <td></td>												
33       ACB00CR2       73       RW       RDI0LT0       B3       RW       Interface       F3       Interface       F3       Interface       F3       F4       F4       F4       F4       F5       F5<												
34       ACB01CR3       74       RW       RDI0LT1       B4       RW       F4       F4         35       ACB01CR0       75       RW       RDI0R00       B5       RW       F5       F5         36       ACB01CR1*       76       RW       RDI0R01       B6       RW       F6       F6         37       ACB01CR2*       77       RW       B7       CPU_F       F7       RI         38       ACB01CR2*       77       RW       B8       CPU_F       F7       RI         39       ACB01CR2*       77       RW       B8       CPU_F       F7       RI         38       ACB01CR2*       77       RW       B8       CPU_F       F7       RI         39       ACB01CR2*       78       ACB0       B8       CPU_F       F7       RI         38       ACB01CR2       7A       ACB0       BA       ACB0       F6       F6<												
35       ACB01CR0       75       RW       RDI0R00       B5       RW       International State       F5												
36       ACB01CR1*       76       RW       RDI0R01       B6       RW       F6         37       ACB01CR2*       77       RW       B7       CPU_F       F7       RI         38       78       78       B8       F6       F8       F6       F7       F8       F6       F7       F8       F7       F8       F7       F8       F7       F8       F7       F8       F7       F7       F8       F7       F7       F8       F7												
37       ACB01CR2*       77       RW       B7       CPU_F       F7       RI         38       78       88       F8       F8       F8       F8       F8       F7       RI         39       79       89       F8       F7       F7       RI         34       74       89       F8       F7       F8       F8       F7       F8       F8       F7       F8       F7       F8       F8       F7       F8       F7       F8       F7       F7       F7       F8       F7       F7       F7       F7       F7       F7       F7       F8       F7       F7 </td <td></td>												
38       38       78       88       88       78       88       78       78       78       78       78       79       79       79       79       79       79       79       79       79       79       79       79       79       79       79       77 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>RUIURUT</td><td></td><td>RVV</td><td></td><td></td><td>DI</td></td<>							RUIURUT		RVV			DI
39       79       B9       F9         3A       7A       BA       FA         3B       7B       BB       FB         3C       7C       BC       FC         3D       7D       BD       FD         3E       7E       BE       CPU_SCR1       FE       #				AUDUIUKZ		RVV						RL
3A         7A         BA         FA           3B         7B         BB         FB           3C         7C         BC         FC           3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #												
3B         7B         BB         FB         FB           3C         7C         7C         BC         FC         FC           3D         7D         7D         BD         FD         FD           3E         7E         FE         BE         CPU_SCR1         FE         #												
3C         7C         BC         FC           3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #												
3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #						-						
3E 7E 8E CPU_SCR1 FE #						-						
						-				CPU SCP1		#
		3E 3F			7E 7F			BE		CPU_SCR1	FE	#

Gray fields are reserved. # Access is bit specific.



#### Table 4. Register Map Bank 1 Table: Configuration Space

				ntiguration a							
Name PRT0DM0	Addr (1,Hex)	RW	Name	Addr (1,Hex) 40	Access	Name	Addr (1,Hex) 80	Access	Name	Addr (1,Hex)	Access
PRT0DM0	01	RW		40			81			C0 C1	
PRTOICO	01	RW		41			82			C1	
PRT0IC0	02	RW		42			83			C2 C3	
PRT1DM0	03	RW		43		ASD11CR0	83	RW		C4	
PRT1DM0	04	RW		44 45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW				ASD11CR1 ASD11CR2	86	RW		C5	
PRT1IC0 PRT1IC1	08	RW		46			87	RW			
				47		ASD11CR3		RW		C7 C8	
PRT2DM0	08	RW		48			88				
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12			52			92		GDI_O_OU	D2	RW
	13			53			93		GDI_E_OU	D3	RW
	14			54		ASC21CR0	94	RW		D4	
	15			55		ASC21CR1	95	RW		D5	
	16			56		ASC21CR2	96	RW		D6	
	17			57		ASC21CR3	97	RW		D7	
	18			58			98			D8	
	19			59			99			D9	
	1A			5A			9A			DA	
	1B			5B			9B			DB	
	1C			5C			9C			DC	
	1D			5D			9D		OSC GO EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC CR3	DF	RW
DBB00FN	20	RW	CLK CR0	60	RW		A0		OSC CR0	E0	RW
DBB00IN	21	RW	CLK CR1	61	RW		A1		OSC CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
555000	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		VE1_000	E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
DDD0100	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW	ALI_ONO	68	1.000	SARADC_TRS	A8	RW	IMO_TR	E8	W
DCB02IN DCB02IN	29	RW		69		SARADC_TRCL	A9	RW	ILO_TR	E9	W
DCB02IN DCB02OU	29 2A	RW		6A		SARADC_TRCH	AB	RW	BDG_TR	EA	RW
DCB0200	2A 2B	RVV		6B			AA	#	ECO_TR	EB	W
DODOJENI	2B 2C	DW/		6C		SARADC_CR2 SARADC_LCR	AB		ECO_IR	EC	vv
DCB03FN		RW	TMP_DR0		RW	SARADC_LCR		RW			
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30		ACB00CR3	70	RW	RDIORI	BO	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2 *	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA		FLS_PR1	FA	RW
	3B			7B			BB		1	FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	1 22										#
	3E			7E		· · · · · · · · · · · · · · · · · · ·	BE		CPU_SCR1	FE	

Gray fields are reserved. # Access is bit specific.





## **Electrical Specifications**


This section presents the DC and AC electrical specifications of the CY8C24533 PSoC device. For the latest electrical specifications, visit http://www.cypress.com.

Specifications are valid for –40  $^oC \le T_A \le 85 \ ^oC$  and  $T_J \le 100 \ ^oC,$  except where noted.

Refer to Table 20 on page 27 for the electrical specifications for the IMO using SLIMO mode.







#### Figure 4. IMO Frequency Trim Options



## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

#### Table 5. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduces data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrades reliability.
T <sub>BAKETEMP</sub>	Bake temperature	-	125	See package label	°C	
T <sub>BAKETIME</sub>	Bake Time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	-	+85	°C	
Vdd	Supply voltage on $V_{dd}$ relative to $V_{ss}$	-0.5	-	+6.0	V	
V <sub>IO</sub>	DC input voltage	V <sub>ss</sub> - 0.5	-	V <sub>dd</sub> + 0.5	V	
V <sub>IOZ</sub>	DC voltage applied to Tri-state	V <sub>ss</sub> - 0.5	-	V <sub>dd</sub> + 0.5	V	
I <sub>MIO</sub>	Maximum current into any port pin	-25	-	+50	mA	
ESD	Electro static discharge voltage	2000	-	-	V	Human Body Model ESD
LU	Latch up current	-	-	200	mA	

## **Operating Temperature**

#### Table 6. Operating Temperature

Symbol	Description	Min	Тур	Мах	Units	Notes
T <sub>A</sub>	Ambient temperature	-40	-	+85	°C	
Тј	Junction temperature	-40	_	+100		The temperature rise from ambient to junction is package specific. See Thermal Impedances by Package on page 38. The user must limit the power consumption to comply with this requirement.



#### **DC Electrical Characteristics**

#### DC Chip-Level Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DD</sub>	Supply voltage	3.0	-	5.25	V	See Table 17 on page 25.
I <sub>DD</sub>	Supply current	_	5	8	mA	Conditions are $V_{DD}$ = 5.0 V, $T_A$ = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24 MHz.
I <sub>DD3</sub>	Supply current	_	3.3	6.0	mA	Conditions are $V_{DD}$ = 3.3V, T <sub>A</sub> = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24 MHz.
I <sub>SB</sub>	Sleep (Mode) current with POR, LVD, sleep timer, and WDT. <sup>[6]</sup>	-	3	6.5	μA	$ \begin{array}{l} \mbox{Conditions are with internal slow} \\ \mbox{speed oscillator, } V_{DD} = 3.3 \mbox{ V}, \\ \mbox{-40 °C} \leq T_A \leq 55 \mbox{ °C}, \\ \mbox{analog power = off.} \end{array} $
I <sub>SBH</sub>	Sleep (Mode) current with POR, LVD, sleep timer, and WDT at high temperature. <sup>[6]</sup>	_	4	25	μA	Conditions are with internal slow speed oscillator, $V_{DD}$ = 3.3 V, 55 °C < T <sub>A</sub> $\leq$ 85 °C, analog power = off.
I <sub>SBXTL</sub>	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal. <sup>[6]</sup>	-	4	7.5	μA	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3 V, -40 °C $\leq$ T <sub>A</sub> $\leq$ 55 °C, analog power = off.
I <sub>SBXTLH</sub>	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal at high temperature. <sup>[6]</sup>	_	5	26	μA	$\begin{array}{l} \mbox{Conditions are with properly loaded,} \\ 1\mu W \mbox{max}, \ 32.768 \ \mbox{kHz crystal.} \\ V_{DD} = 3.3 \ \mbox{V}, \ 55 \ \ \mbox{°C} < T_A \le 85 \ \ \mbox{°C,} \\ \mbox{analog power} = \ \mbox{off.} \end{array}$
V <sub>REF</sub>	Reference voltage (Bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate $V_{DD}$ . $V_{DD} > 3.0 V$

Note

<sup>6.</sup> Standby current includes all functions (POR, LVD, WDT, sleep time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.



#### DC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Мах	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> - 1.0	_	_	V	$I_{OH}$ = 10 mA, $V_{DD}$ = 4.75 to 5.25 V (maximum 40 mA on even port pins (for example, P0[2], P1[4]), maximum 40 mA on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I <sub>OH</sub> budget.
V <sub>OL</sub>	Low output level	_	_	0.75	V	$I_{OL}$ = 25 mA, $V_{DD}$ = 4.75 to 5.25 V (maximum 100 mA on even port pins (for example, P0[2], P1[4]), maximum 100 mA on odd port pins (for example, P0[3], P1[5])). 100 mA maximum combined I <sub>OH</sub> budget.
I <sub>OH</sub>	High-level source current	10	-	_	mA	
I <sub>OL</sub>	Low-level sink current	25	_	_	mA	
V <sub>IL</sub>	Input low-level	_	-	0.8	V	V <sub>DD</sub> = 3.0 to 5.25
V <sub>IH</sub>	Input high-level	2.1	-		V	V <sub>DD</sub> = 3.0 to 5.25
V <sub>H</sub>	Input hysterisis	_	60	_	mV	
IIL	Input leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 µA
C <sub>IN</sub>	Capacitive load on pins as input	-	3.5	10	pF	Package and pin dependent. Temp = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent. Temp = 25 °C



#### DC Operational Amplifier Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The Operational Amplifier is a component of both the analog continuous time PSoC blocks and the analog switched cap PSoC blocks. The guaranteed specifications are measured in the analog continuous time PSoC block. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value) Power = Low, opamp Bias = High Power = Medium, opamp Bias = High Power = High, opamp Bias = High		1.6 1.3 1.2	10 8 7.5	mV mV mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input leakage current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA
C <sub>INOA</sub>	Input capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
V <sub>CMOA</sub>	Common mode voltage range Common mode voltage range (high power or high opamp bias)	0.0 0.5		V <sub>DD</sub> V <sub>DD</sub> - 0.5	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open loop gain Power = Low, opamp Bias = High Power = Medium, opamp Bias = High Power = High, opamp Bias = High	60 60 80	_ _ _	- - -	dB dB dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V <sub>OHIGHOA</sub>	High output voltage swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	V <sub>DD</sub> - 0.2 V <sub>DD</sub> - 0.2 V <sub>DD</sub> - 0.5	_ _ _	_ _ _	V V V	
V <sub>OLOWOA</sub>	Low output voltage swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High		_ _ _	0.2 0.2 0.5	V V V	
I <sub>SOA</sub>	Supply current (including associated AGND buffer) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	- - - -	300 600 1200 2400 4600	400 800 1600 3200 6400	μΑ μΑ μΑ μΑ	
PSRR <sub>OA</sub>	Supply voltage rejection ratio	52	80	-	dB	$V_{SS} \leq$ VIN $\leq$ (V_{DD} - 2.25) or (V_{DD} - 1.25 V) $\leq$ VIN $\leq$ V_{DD}

#### Table 9. 5-V DC Operational Amplifier Specifications



#### Table 10. 3.3-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	_ _ _	1.65 1.32 -	10 8 -	mV mV mV	Power = high, Opamp bias = high setting is not allowed for $3.3$ -V V <sub>DD</sub> operation.
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	7.0	35.0	µV/°C	
I <sub>EBOA</sub>	Input leakage current (port 0 analog pins)	-	20	-	pА	Gross tested to 1 $\mu$ A
C <sub>INOA</sub>	Input capacitance (port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
V <sub>CMOA</sub>	Common mode voltage range	0.2	-	V <sub>DD</sub> – 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open loop gain Power = low, ppamp, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	60 60 80			dB dB dB	Specification is applicable at low Opamp bias. For high Opamp bias mode (except high power, high Opamp bias), minimum is 60 dB.
V <sub>OHIGHOA</sub>	High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.2$		- - -	V V V	Power = high, Opamp bias = high setting is not allowed for $3.3$ -V V <sub>DD</sub> operation.
V <sub>OLOWOA</sub>	Low output voltage swing (internal signals) Power = low, ppamp, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low			0.2 0.2 0.2	V V V	Power = high, Opamp bias = high setting is not allowed for $3.3$ -V V <sub>DD</sub> operation.
I <sub>SOA</sub>	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	150 300 600 1200 2400 -	200 400 800 1600 3200 -	μΑ μΑ μΑ μΑ μΑ	Power = high, Opamp bias = high setting is not allowed for 3.3-V V <sub>DD</sub> operation.
PSRR <sub>OA</sub>	Supply voltage rejection ratio	64	80	-	dB	$V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25) \text{ or } \\ (V_{DD} - 1.25 \text{ V}) \leq V_{IN} \leq V_{DD}$

#### DC Low-Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 11.	<b>DC Low-Power</b>	<b>Comparator S</b>	pecifications
-----------	---------------------	---------------------	---------------

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>REFLPC</sub>	Low power comparator (LPC) reference voltage range	0.2	-	V <sub>dd</sub> - 1	V	
I <sub>SLPC</sub>	LPC supply current	-	10	40	μΑ	
V <sub>OSLPC</sub>	LPC voltage offset	-	2.5	30	mV	



#### DC Analog Output Buffer Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 12.	5-V DC Analog	<b>Output Buffer</b>	Specifications
-----------	---------------	----------------------	----------------

Symbol	Description	Min	Тур	Мах	Units	Notes
CL	Load capacitance	_	-	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.
V <sub>OSOB</sub>	Input offset voltage (Absolute value)	-	3	12	mV	
TCV <sub>OSOB</sub>	Average input offset voltage drift	-	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-mode input voltage range	0.5	Ι	V <sub>DD</sub> – 1.0	V	
R <sub>OUTOB</sub>	Output resistance Power = Low Power = High		1 1		Ω Ω	
V <sub>OHIGHOB</sub>	High output voltage swing (Load = 32 ohms to V <sub>dd</sub> /2) Power = Low Power = High	0.5 x V <sub>DD</sub> + 1.1 0.5 x V <sub>DD</sub> + 1.1			V V	
V <sub>OLOWOB</sub>	Low output voltage swing (Load = 32 ohms to $V_{dd}/2$ ) Power = Low Power = High			0.5 x V <sub>DD</sub> - 1.3 0.5 x V <sub>DD</sub> - 1.3	V V	
I <sub>SOB</sub>	Supply current including bias cell (No load) Power = Low Power = High		1.1 2.6	5.1 8.8	mA mA	
PSRR <sub>OB</sub>	Supply Voltage rejection ratio	52	64		dB	V <sub>OUT</sub> > (V <sub>DD</sub> - 1.25)

#### Table 13. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
CL	Load capacitance	_	_	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.
V <sub>OSOB</sub>	Input offset voltage (Absolute value)	-	3	12	mV	
TCV <sub>OSOB</sub>	Average input offset voltage drift	-	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-mode input voltage range	0.5	-	V <sub>dd</sub> – 1.0	V	
R <sub>OUTOB</sub>	Output resistance Power = Low Power = High		1 1		Ω Ω	
V <sub>OHIGHOB</sub>	High output voltage swing (Load = 1 k ohms to V <sub>DD</sub> /2) Power = Low Power = High	0.5 x V <sub>DD</sub> + 1.0 0.5 x V <sub>DD</sub> + 1.0	-		V V	
V <sub>OLOWOB</sub>	Low output voltage swing (Load = 1k ohms to V <sub>DD</sub> /2) Power = Low Power = High		-	0.5 x V <sub>DD</sub> - 1.0 0.5 x V <sub>DD</sub> - 1.0	V V	
I <sub>SOB</sub>	Supply current including bias cell (No load) Power = Low Power = High	_	0.8 2.0	2.0 4.3	mA mA	
PSRR <sub>OB</sub>	Supply voltage rejection ratio	52	64	-	dB	V <sub>OUT</sub> > (V <sub>DD</sub> - 1.25)



#### DC Analog Reference Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The guaranteed specifications are measured through the analog continuous time PSoC blocks. The power levels for AGND refer to the power of the analog continuous time PSoC block. The power levels for RefHi and RefLo refer to the analog reference control register. The limits stated for AGND include the offset error of the AGND buffer local to the analog continuous time PSoC block. Reference control power is high.

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Units
0b000	RefPower = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.136	V <sub>DD</sub> /2 + 1.288	V <sub>DD</sub> /2 + 1.409	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2-0.138	$V_{DD}/2 + 0.003$	$V_{DD}/2 + 0.132$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.417	V <sub>DD</sub> /2 – 1.289	V <sub>DD</sub> /2 – 1.154	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.202	V <sub>DD</sub> /2 + 1.290	V <sub>DD</sub> /2 + 1.358	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2-0.055	V <sub>DD</sub> /2 + 0.001	$V_{DD}/2 + 0.055$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2-1.369	V <sub>DD</sub> /2 – 1.295	V <sub>DD</sub> /2 – 1.218	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.211	V <sub>DD</sub> /2 + 1.292	V <sub>DD</sub> /2 + 1.357	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2-0.055	V <sub>DD</sub> /2	$V_{DD}/2 + 0.052$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.368	V <sub>DD</sub> /2 – 1.298	V <sub>DD</sub> /2 – 1.224	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.215	V <sub>DD</sub> /2 + 1.292	V <sub>DD</sub> /2 + 1.353	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.040$	$V_{DD}/2 - 0.001$	$V_{DD}/2 + 0.033$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.368	V <sub>DD</sub> /2 – 1.299	V <sub>DD</sub> /2 – 1.225	V
0b001	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.076	P2[4]+P2[6]- 0.021	P2[4]+P2[6]+ 0.041	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.025	P2[4]-P2[6]+ 0.011	P2[4]-P2[6]+ 0.085	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.069	P2[4]+P2[6]- 0.014	P2[4]+P2[6]+ 0.043	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.029	P2[4]-P2[6]+ 0.005	P2[4]-P2[6]+ 0.052	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.072	P2[4]+P2[6]- 0.011	P2[4]+P2[6]+ 0.048	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.031	P2[4]-P2[6]+ 0.002	P2[4]-P2[6]+ 0.057	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4]+P2[6]- 0.009	P2[4]+P2[6]+ 0.047	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.033	P2[4]-P2[6]+ 0.001	P2[4]-P2[6]+ 0.039	V

 Table 14. 5-V DC Analog Reference Specifications



## Table 14. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Units
0b010	RefPower = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.121	V <sub>DD</sub> – 0.003	V <sub>DD</sub>	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2-0.040	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 0.034	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.006	V <sub>SS</sub> + 0.019	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.083	V <sub>DD</sub> – 0.002	V <sub>DD</sub>	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2-0.040	$V_{DD}/2 - 0.001$	V <sub>DD</sub> /2 + 0.033	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.004	V <sub>SS</sub> + 0.016	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.075	V <sub>DD</sub> – 0.002	V <sub>DD</sub>	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2-0.040	$V_{DD}/2 - 0.001$	V <sub>DD</sub> /2 + 0.032	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.015	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> - 0.074	V <sub>DD</sub> – 0.002	V <sub>DD</sub>	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2-0.040	V <sub>DD</sub> /2 - 0.001	V <sub>DD</sub> /2 + 0.032	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.002	2 V <sub>SS</sub> + 0.014	V
0b011	RefPower = high	V <sub>REFHI</sub>	Ref High	3 × Bandgap	3.753	3.874	3.979	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	2 × Bandgap	2.511	2.590	03 $V_{DD}$ 03 $V_{DD}/2 + 0.034$ 06 $V_{SS} + 0.019$ 01 $V_{DD}/2 + 0.033$ 04 $V_{SS} + 0.016$ 02 $V_{DD}$ 04 $V_{SS} + 0.016$ 02 $V_{DD}$ 01 $V_{DD/2} + 0.032$ 02 $V_{DD}$ 03 $V_{SS} + 0.015$ 02 $V_{DD}$ 03 $V_{SS} + 0.014$ 04 $V_{SS} + 0.014$ 05 $V_{SS} + 0.014$ 06 $2.657$ 1.333       3.979         2.652       1.330         3.974       2.652         1.331       3.977         2.648       1.332         1.332       1.332         1.332       2.658         16       2.654 - P2[6]         2.655       2.655         16       2.646 + P2[6]         2.650       - P2[6]         2.650       2.650         16       2.648 + P2[6]         16       2.648 + P2[6]         16       2.648 + P2[6]          16 </td <td>V</td>	V
		V <sub>REFLO</sub>	Ref Low	Bandgap	1.243	1.297	1.333	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	3 × Bandgap	3.767	3.881	3.974	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	2 × Bandgap	2.518	2.592	$V_{DD}$ $V_{DD}/2 + 0.034$ $V_{DD}/2 + 0.033$ $V_{DD}/2 + 0.033$ $V_{DD}/2 + 0.032$ $V_{SS} + 0.014$ 3.979           2.657           1.333           3.974           2.652           1.330           3.979           2.649           1.331           3.977           2.648           1.332           2.639 + P2[6]           2.654 - P2[6]           2.6554 - P2[6]           2.650 - P2[6]           2.646 + P2[6]           2.646 + P2[6]           2.649 - P2[6]           2.648 + P2[6]           2.648 + P2[6]           2.648 + P2[6]	V
		V <sub>REFLO</sub> Ref Low Bandgap 1.241	1.241	1.295	1.330	V		
	RefPower = medium	V <sub>REFHI</sub>	Ref High	3 × Bandgap	2.771	3.885	3.979	V
(	Opamp bias = high	V <sub>AGND</sub>	AGND	2 × Bandgap	2.521	2.593	2.649	V
	-	V <sub>REFLO</sub>	Ref Low	Bandgap	1.240	1.295	1.331	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	3 × Bandgap	3.771	3.887	3.977	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	2 × Bandgap	2.522	2.594	2.648	V
		V <sub>REFLO</sub>	Ref Low	Bandgap	1.239	1.295	1.332	V
0b100	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.481 + P2[6]	2.569 + P2[6]	2.639 + P2[6]	V
		V <sub>AGND</sub>	AGND	2 × Bandgap	2.511	2.590	2.658	V
		V <sub>REFLO</sub>	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.515 – P2[6]	2.602 – P2[6]	2.654 – P2[6]	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.498 + P2[6]	2.579 + P2[6]	$ \begin{array}{c c c c c c } & V_{DD}/2 + 0.034 \\ \hline V_{SS} + 0.019 \\ \hline V_{DD} \\ \hline V_{DD} \\ \hline V_{DD}/2 + 0.033 \\ \hline V_{SS} + 0.016 \\ \hline V_{DD} \\ \hline V_{DD}/2 + 0.032 \\ \hline V_{SS} + 0.015 \\ \hline V_{DD} \\ \hline V_{DD}/2 + 0.032 \\ \hline V_{SS} + 0.014 \\ \hline 3.979 \\ \hline 2.657 \\ \hline 1.333 \\ \hline 3.974 \\ \hline 2.652 \\ \hline 1.330 \\ \hline 3.974 \\ \hline 2.652 \\ \hline 1.330 \\ \hline 3.974 \\ \hline 2.652 \\ \hline 1.331 \\ \hline 3.979 \\ \hline 2.649 \\ \hline 1.331 \\ \hline 3.977 \\ \hline 2.648 \\ \hline 1.332 \\ \hline 2.658 \\ \hline 1.332 \\ \hline 2.658 \\ \hline 2.654 - P2[6] \\ \hline 2.658 \\ \hline 2.650 - P2[6] \\ \hline 2.650 \\ \hline 2.650 \\ \hline 2.650 \\ \hline 2.648 + P2[6] \\ \hline \hline 2.648 + P2[6] \\ \hline \hline 2.648 + P2[6] \\ \hline \hline \hline \hline 2.648 + P2[6] \\ \hline $	V
		V <sub>AGND</sub>	AGND	2 × Bandgap	2.518	2.592	2.652	V
		V <sub>REFLO</sub>	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.513 – P2[6]	2.598 – P2[6]	2.650 – P2[6]	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.504 + P2[6]	2.583 + P2[6]	2.646 + P2[6]	V
		V <sub>AGND</sub>	AGND	2 × Bandgap	2.521	2.592	2.650	V
		V <sub>REFLO</sub>	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.513 – P2[6]	2.596 – P2[6]	2.649 – P2[6]	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.505 + P2[6]	2.586 + P2[6]	2.648 + P2[6]	V
		V <sub>AGND</sub>	AGND	2 × Bandgap	2.521	2.594	2.648	V
		V <sub>REFLO</sub>	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.513 – P2[6]	2.595 – P2[6]	2.648 – P2[6]	V



## Table 14. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Units
0b101	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.228	P2[4] + 1.284	P2[4] + 1.332	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] – 1.358	P2[4] – 1.293	P2[4] – 1.226	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.236	P2[4] + 1.289	P2[4] + 1.332	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] – 1.357	P2[4] – 1.297	P2[4] – 1.229	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.237	P2[4] + 1.291	P2[4] + 1.337	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] – 1.356	P2[4] – 1.299	P2[4] – 1.232	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.237	P2[4] + 1.292	P2[4] + 1.337	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P1       P2[4] + 1.284       P2[4] + 1.332       V         P2[4] - 1.293       P2[4] - 1.226       V         P2[4] - 1.293       P2[4] - 1.226       V         P2[4] + 1.289       P2[4] + 1.332       V         P2[4] - 1.297       P2[4] - 1.229       V         P2[4] - 1.297       P2[4] - 1.229       V         P2[4] + 1.291       P2[4] - 1.232       V         P2[4] - 1.299       P2[4] - 1.232       V         P2[4] - 1.299       P2[4] - 1.233       V         P2[4] - 1.292       P2[4] - 1.233       V         P2[4] - 1.300       P2[4] - 1.233       V         P2[4] - 1.300       P2[4] - 1.233       V         2.594       2.654       V         1.303       1.346       V         Ss + 0.011       V <sub>SS</sub> + 0.027       V         2.592       2.654       V         1.301       1.340       V         Ss + 0.006       V <sub>SS</sub> + 0.027       V         2.593       2.651       V         1.301       1.338       V         Ss + 0.004       V <sub>SS</sub> + 0.017       V         2.594       2.650       V         1.300       1.337       V	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] – 1.357	P2[4] – 1.300	P2[4] – 1.233	V
0b110	RefPower = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.512	2.594	2.654	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.250	1.303	1.346	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.011	2.654 1.346 V <sub>SS</sub> + 0.027 2.654 1.340	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.515	2.592	2.654	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	Bandgap	1.253	1.301	2.654 1.340	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.006	V <sub>SS</sub> + 0.02	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.518	2.593	2.651	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.254	1.301	212[4] + 1.284 $P2[4] + 1.332$ $P2[4] - 1.293$ $P2[4] - 1.226$ $2[4] - 1.293$ $P2[4] - 1.226$ $2[4] + 1.289$ $P2[4] - 1.229$ $2[4] + 1.297$ $P2[4] - 1.229$ $2[4] + 1.291$ $P2[4] - 1.229$ $2[4] + 1.291$ $P2[4] - 1.232$ $2[4] + 1.292$ $P2[4] - 1.232$ $2[4] + 1.292$ $P2[4] - 1.232$ $2[4] + 1.292$ $P2[4] - 1.233$ $2[4] - 1.300$ $P2[4] - 1.233$ $2.594$ $2.654$ $1.303$ $1.346$ $r_{SS} + 0.011$ $V_{SS} + 0.027$ $2.592$ $2.654$ $1.301$ $1.340$ $r_{SS} + 0.006$ $V_{SS} + 0.027$ $2.593$ $2.651$ $1.301$ $1.338$ $r_{SS} + 0.006$ $V_{SS} + 0.027$ $2.593$ $2.651$ $1.301$ $1.338$ $r_{SS} + 0.004$ $V_{SS} + 0.017$ $2.594$ $2.650$ $1.300$ $1.337$ $r_{SS} + 0.003$ $V_{SS} + 0.015$ $4.143$ $4.203$ $2.075$ $2.114$ $r_{SS} + 0.006$ $V_{SS} + 0.017$ $4.141$ $4.207$ $2.075$ $2.114$ $r_{SS} + 0.004$ $V_{SS} + 0.015$ $4.143$ $4.206$ $2.076$ $2.112$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.004		V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.517	2.594		V
	Opamp bias = low	V <sub>AGND</sub>	AGND	Bandgap	1.255	1.300	1.337	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.015	V
0b111	RefPower = high	V <sub>REFHI</sub>	Ref High	3.2 × Bandgap	4.011	4.143	4.203	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	1.6 × Bandgap	2.020	2.075	2.118	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.011	V <sub>SS</sub> + 0.026	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	3.2 × Bandgap	4.022	4.138	4.203	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	1.6 × Bandgap	2.023	2.075	2.114	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.006	V <sub>SS</sub> + 0.017	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	3.2 × Bandgap	4.026	4.141	4.207	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	1.6 × Bandgap	2.024	2.075	2.114	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.004	V <sub>SS</sub> + 0.015	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	3.2 × Bandgap	4.030	4.143	4.206	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	1.6 × Bandgap	2.024	2.076	2.112	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.013	V



## Table 15. 3.3-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Units
0b000	RefPower = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.170	V <sub>DD</sub> /2 + 1.288	V <sub>DD</sub> /2 + 1.376	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.098$	$V_{DD}/2 + 0.003$	V <sub>DD</sub> /2 + 0.097	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2-1.386	V <sub>DD</sub> /2 – 1.287	V <sub>DD</sub> /2 – 1.169	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.210	V <sub>DD</sub> /2 + 1.290	V <sub>DD</sub> /2 + 1.355	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.055$	V <sub>DD</sub> /2 + 0.001	V <sub>DD</sub> /2 + 0.054	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2-1.359	V <sub>DD</sub> /2 – 1.292	V <sub>DD</sub> /2 – 1.214	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.198	V <sub>DD</sub> /2 + 1.292	$V_{DD}/2 + 1.368$	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.041$	V <sub>DD</sub> /2	$V_{DD}/2 + 0.04$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	$V_{DD}/2 - 1.362$	V <sub>DD</sub> /2 – 1.295	V <sub>DD</sub> /2 – 1.220	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.202	V <sub>DD</sub> /2 + 1.292	V <sub>DD</sub> /2 + 1.364	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.033$	V <sub>DD</sub> /2	$V_{DD}/2 + 0.030$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2-1.364	V <sub>DD</sub> /2 – 1.297	V <sub>DD</sub> /2 – 1.222	V
0b001	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.072	P2[4]+P2[6]- 0.017	P2[4]+P2[6]+ 0.041	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	Image: second	-
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.029	P2[4]-P2[6]+ 0.010		V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.066	P2[4] + P2[6] – 0.010		V
		V <sub>AGND</sub>	AGND	P2[4]		P2[4]	-	
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.024	P2[4]-P2[6]+ 0.004	P2[4]-P2[6]+ 0.034	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.073	P2[4]+P2[6]- 0.007		V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.028	P2[4]-P2[6]+ 0.002	0.033	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.073	P2[4]+P2[6]- 0.006		V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]		-
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.030	P2[4] – P2[6]	0.032	V
0b010	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.102	V <sub>DD</sub> – 0.003		V
	Opamp bias – nign	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2				V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005		V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.082	V <sub>DD</sub> – 0.002		V
	Opamp bias – iow	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.031$	V <sub>DD</sub> /2		V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.015	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.083	V <sub>DD</sub> – 0.002		V
	Opartip bias – flight	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.032$			V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.002		V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.081	V <sub>DD</sub> - 0.002		V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.033$			V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.002	V <sub>SS</sub> + 0.013	V
0b011	All power settings Not allowed at 3.3 V	_	_	-	-	-	-	-



## Table 15. 3.3-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b100	All power settings Not allowed at 3.3 V	-	-	-	-	-	-	-
0b101	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.211	P2[4] + 1.285	P2[4] + 1.348	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] – 1.354	P2[4] – 1.290	P2[4] – 1.197	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.209	P2[4] + 1.289	P2[4] + 1.353	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] – 1.352	P2[4] – 1.294	P2[4] – 1.222	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.218	P2[4] + 1.291	P2[4] + 1.351	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] – 1.351	P2[4] – 1.296	P2[4] – 1.224	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.215	P2[4] + 1.292	P2[4] + 1.354	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] – 1.352	P2[4] – 1.297	P2[4] – 1.227	V
0b110	RefPower = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.460	2.594	2.695	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.257	1.302	1.335	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.01	V <sub>SS</sub> + 0.029	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.462	2.592	2.692	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	Bandgap	1.256	1.301	1.332	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005	V <sub>SS</sub> + 0.017	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.473	2.593	2.682	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.257	1.301	1.330	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.014	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.470	2.594	2.685	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	Bandgap	1.256	1.300	1.332	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.002	V <sub>SS</sub> + 0.012	V
0b111	All power settings Not allowed at 3.3 V	-	-	-	_	-	_	-



#### DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 16. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units
R <sub>CT</sub>	Resistor unit value (continuous time)	-	12.2	-	kΩ

#### DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Note The bits PORLEV and VM in the table below refer to bits in the VLT\_CR register.

#### Table 17. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR0</sub> V <sub>PPOR1</sub> V <sub>PPOR2</sub>	V <sub>dd</sub> value for PPOR trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_	2.36 2.82 4.55	2.40 2.95 4.70	V V V	V <sub>dd</sub> must be greater than or equal to 2.5 V during startup or reset from watchdog.
VLVD0 VLVD1 VLVD2 VLVD3 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	Vdd value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.40 2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.45 2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.51 <sup>[7]</sup> 2.99 <sup>[8]</sup> 3.09 3.20 4.55 4.75 4.83 4.95	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	

#### Notes

- 7. Always greater than 50 mV above V<sub>PPOR</sub> (PORLEV=00) for falling supply. 8. Always greater than 50 mV above V<sub>PPOR</sub> (PORLEV=01) for falling supply.



#### DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}$  C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and  $-40^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 18.	DC Programming	Specifications
-----------	----------------	----------------

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DDP</sub>	V <sub>DD</sub> for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDLV</sub>	Low V <sub>DD</sub> for verify	3.0	3.1	3.2	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDIWRITE</sub>	Supply voltage for flash write operation	3.0	_	5.25	V	This specification applies to this device when it is executing internal flash writes
I <sub>DDP</sub>	Supply current during programming or verify	-	5	25	mA	
V <sub>ILP</sub>	Input low voltage during programming or verify	-	-	0.8	V	
V <sub>IHP</sub>	Input high voltage during programming or Verify	2.1	-	-	V	
I <sub>ILP</sub>	Input current when applying V <sub>ilp</sub> to P1[0] or P1[1] during programming or verify	-	-	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input current when applying V <sub>ihp</sub> to P1[0] or P1[1] during programming or verify	-	-	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output low voltage during programming or verify	-	-	V <sub>ss</sub> + 0.75	V	
V <sub>OHV</sub>	Output high voltage during programming or verify	V <sub>dd</sub> - 1.0	-	V <sub>dd</sub>	V	
Flash <sub>ENPB</sub>	Flash endurance (per block)	50,000 <sup>[9]</sup>	-	-	-	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash endurance (total) <sup>[10]</sup>	1,800,000	-	-	-	Erase/write cycles.
Flash <sub>DR</sub>	Flash data retention	10	-	-	Years	

#### DC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 19. DC I<sup>2</sup>C Specifications<sup>[11]</sup>

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>ILI2C</sub>	Input low level	-	-	$0.3 \times V_{DD}$	V	$3.0~V \leq V_{DD} \leq 3.6~V$
		-	-	$0.25 \times V_{DD}$	V	$4.75~V \leq V_{DD} \leq 5.25~V$
V <sub>IHI2C</sub>	Input high level	$0.7 \times V_{DD}$	-	-	V	$3.0~V \leq V_{DD} \leq 5.25~V$

#### Notes

- The 50,000 cycle flash endurance per block will only be guaranteed if the flash is operating within one voltage range. Voltage ranges are 2.4 V TO 3.0 V, 3.0 V to 3.6 V and 4.75 V to 5.25 V. 9.
- A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever

Sees more than 50,000 cycles). For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

11. All GPIOs meet the DC GPIO V<sub>IL</sub> and V<sub>IH</sub> specifications found in the DC GPIO Specifications sections. The I<sup>2</sup>C GPIO pins also meet the above specs.



#### SAR8 ADC DC Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 20. SAR8 ADC DC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>ADCVREF</sub>	Reference voltage at Pin P3[0] when configured as ADC reference voltage	3.0	-	5.25	V	The voltage level at P3[0] (when configured as ADC reference voltage) must always be maintained to be less than chip supply voltage level on $V_{DD}$ pin. $V_{ADCVREF} < V_{DD}$ .
IADCVREF	Current when P3[0] is configured as ADC $V_{REF}$	3	-	-	mA	
INL	R-2R integral non-linearity <sup>[12]</sup>	-1.2	-	+1.2	LSB	The maximum LSB is over a sub-range not exceeding 1/16 of the full scale range.
DNL	R-2R differential non-linearity <sup>[13]</sup>	-1	-	+1	LSB	Output is monotonic.

Notes

12. At the 7F and 80 points, the maximum INL is 1.5 LSB. 13. For the 7F to 80 transition, the DNL specification is waived.



### **AC Electrical Characteristics**

#### AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO24</sub>	Internal main oscillator frequency for 24 MHz	22.8	24	25.2 <sup>[14],[15],[16]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 4 on page 13. SLIMO mode = 0.
F <sub>IMO6</sub>	Internal main oscillator frequency for 6 MHz	5.5	6	6.5 <sup>[14],[15],[16]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 4 on page 13. SLIMO mode = 1.
F <sub>CPU1</sub>	CPU frequency (5-V nominal)	0.0937	24	24.6 <sup>[14],[15]</sup>	MHz	SLIMO mode = 0.
F <sub>CPU2</sub>	CPU frequency (3.3-V nominal)	0.0937	12	12.3 <sup>[15],[16]</sup>	MHz	SLIMO mode = 0.
F <sub>48M</sub>	Digital PSoC block frequency	0	48	49.2 <sup>[14],[15],[17]</sup>	MHz	Refer to the AC digital block specifications.
F <sub>24M</sub>	Digital PSoC block frequency	0	24	24.6 <sup>[15],[17]</sup>	MHz	
F <sub>32K1</sub>	Internal low speed oscillator frequency	15	32	75	kHz	
F <sub>32K2</sub>	External crystal oscillator	-	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F <sub>32K_U</sub>	Internal low speed oscillator untrimmed frequency	5	-	100	kHz	
DC <sub>ILO</sub>	Internal low speed oscillator duty cycle	20	50	80	%	
F <sub>PLL</sub>	PLL frequency	-	23.986	-	MHz	Is a multiple (x732) of crystal frequency.
T <sub>PLLSLEW</sub>	PLL lock time	0.5	-	10	ms	
T <sub>PLLSLEWSLOW</sub>	PLL lock time for low gain setting	0.5	-	50	ms	
T <sub>OS</sub>	External crystal oscillator startup to 1%	-	1700	2620	ms	
T <sub>OSACC</sub>	External crystal oscillator startup to 100 ppm	_	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the $T_{osacc}$ period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768-kHz crystal. 3.0 V $\leq$ V <sub>dd</sub> $\leq$ 5.5 V, -40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C
T <sub>XRST</sub>	External reset pulse width	10	-	-	μs	
DC24M	24-MHz duty cycle	40	50	60	%	
Step24M	24-MHz trim step size	-	50	-	kHz	
Fout48M	48-MHz output frequency	46.8	48.0	49.2 <sup>[14],[16]</sup>	MHz	Trimmed. Using factory trim values.
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	-	-	250	V/ms	
T <sub>POWERUP</sub>	Time from end of POR to CPU executing Code	-	16	100	ms	
t <sub>jit_IMO</sub> <sup>[18]</sup>	24-MHz IMO cycle-to-cycle jitter (RMS)	-	200	700	ps	
	24-MHz IMO long term N cycle-to-cycle jitter (RMS)	_	300	900	ps	N = 32
	24-MHz IMO period jitter (RMS)	-	100	400	ps	
t <sub>jit_PLL</sub> <sup>[18]</sup>	24-MHz IMO cycle-to-cycle jitter (RMS)	-	200	800	ps	
	24-MHz IMO long term N cycle-to-cycle jitter (RMS)	-	300	1200	ps	N = 32
	24-MHz IMO period jitter (RMS)	_	100	700	ps	


Notes

14.4.75 V <  $V_{dd}$  < 5.25 V. 15. Accuracy derived from internal main oscillator with appropriate trim for  $V_{dd}$  range.


16.3.0 V < V<sub>dd</sub> < 3.6 V.</li>
17. See the individual user module data sheets for information on maximum frequencies for user modules.
18. Refer to Cypress jitter specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.



















### AC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 22.	5-V and 3.3-V	AC GPIO Specifications
-----------	---------------	------------------------

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	-	12	MHz	Normal strong mode
TRiseF	Rise time, Normal strong mode, Cload = 50 pF	3	-	18	ns	V <sub>DD</sub> = 4.5 to 5.25 V, 10% - 90%
TFallF	Fall time, Normal strong mode, Cload = 50 pF	2	-	18	ns	V <sub>DD</sub> = 4.5 to 5.25 V, 10% - 90%
TRiseS	Rise time, Slow strong mode, Cload = 50 pF	10	27	-	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% - 90%
TFallS	Fall Time, Slow strong mode, Cload = 50 pF	10	22	_	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% - 90%







#### AC Operational Amplifier Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the analog continuous time PSoC block.

Power = High and opamp Bias = High is not supported at 3.3 V.

Table 23.	5-V AC O	perational Am	plifier S	pecifications

Symbol	Description	Min	Тур	Max	Units
T <sub>ROA</sub>	Rising settling time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity gain) Power = Low, opamp bias = Low				
	Power = Medium, opamp bias = High	-	-	3.9	μS
	Power = High, opamp bias = High	-	-	0.72	μS
		-	-	0.62	μS
T <sub>SOA</sub>	Falling settling time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity gain) Power = Low, opamp bias = Low				
	Power = Medium, opamp bias = High	-	-	5.9	μS
	Power = High, opamp bias = High	-	-	0.92	μS
		-	-	0.72	μS
SR <sub>ROA</sub>	Rising slew rate (20% to 80%)(10 pF load, Unity gain)				
	Power = Low, opamp bias = Low	0.15	-	-	V/μs
	Power = Medium, opamp bias = High	1.7	-	-	V/μs
	Power = High, opamp bias = High	6.5	-	-	V/μs
SR <sub>FOA</sub>	Falling slew rate (20% to 80%)(10 pF load, Unity gain)				
	Power = Low, opamp bias = Low	0.01	-	-	V/μs
	Power = Medium, opamp bias = High	0.5	-	-	V/μs
	Power = High, opamp bias = High	4.0	-	-	V/μs
BW <sub>OA</sub>	Gain bandwidth product				
	Power = Low, opamp bias = Low	0.75	-	-	MHz
	Power = Medium, opamp bias = High	3.1	-	-	MHz
	Power = High, opamp bias = High	5.4	-	-	MHz

#### Table 24. 3.3-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
T <sub>ROA</sub>	Rising settling time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10-pF load, Unity gain) Power = Low, opamp bias = Low				
	Power = Medium, opamp bias = High	-	_	3.92 0.72	μs μs
T <sub>SOA</sub>	Falling settling time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10-pF load, Unity gain)				
	Power = Low, Opamp bias = Low Power = Medium, Opamp bias = High	-	_	5.41 0.72	μs μs
SR <sub>ROA</sub>	Rising slew rate (20% to 80%) (10-pF load, Unity Gain) Power = Low, opamp bias = Low Power = Medium, opamp bias = High	0.31 2.7	-	-	V/μs V/μs
SR <sub>FOA</sub>	Falling slew rate (20% to 80%) (10-pF load, Unity Gain) Power = Low, opamp bias = Low Power = Medium, Opamp bias = High	0.24 1.8	-	-	V/μs V/μs
BW <sub>OA</sub>	Gain bandwidth product Power = Low, Opamp bias = Low Power = Medium, Opamp bias = High	0.67 2.8			MHz MHz





When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 k resistance and the external capacitor.





Figure 12. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.

Figure 13. Typical Opamp Noise





#### AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \degree C \le T_A \le 85 \degree C$ , or 3.0 V to 3.6 V and  $-40 \degree C \le T_A \le 85 \degree C$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 25. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Мах	Units	Notes
T <sub>RLPC</sub>	LPC response time	_	1	50	μS	$\geq$ 50 mV overdrive comparator reference set within V <sub>REFLPC</sub> .

#### AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \degree C \le T_A \le 85 \degree C$ , or 3.0 V to 3.6 V and  $-40 \degree C \le T_A \le 85 \degree C$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 26.	5-V and 3.3-V AC	Digital Block S	pecifications
		Digital Dioon C	peenieuliona

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	_	-	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
Timer	Input clock frequency					
	No capture, $V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	No capture, V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
	With capture	-	-	24.6	MHz	
	Capture pulse width	50 <sup>[19]</sup>	-	-	ns	
Counter	Input clock frequency					
	No enable input, $V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	No enable input, V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
	With enable input	-	-	24.6	MHz	
	Enable input pulse width	50 <sup>[19]</sup>	-	-	ns	
Dead Band	Kill pulse width		•			
	Asynchronous restart mode	20	-	-	ns	
	Synchronous restart mode	50 <sup>[19]</sup>	-	-	ns	
	Disable mode	50 <sup>[19]</sup>	-	-	ns	
	Input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
CRCPRS	Input clock frequency					
(PRS Mode)	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
mouo)	V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
CRCPRS (CRC Mode)	Input clock frequency	_	-	24.6	MHz	
SPIM	Input clock frequency	-	-	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	-	-	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 <sup>[19]</sup>	-	-	ns	

Note 19.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42-ns nominal period).



#### Table 26. 5-V and 3.3-V AC Digital Block Specifications (continued)

Function	Description	Min	Тур	Max	Unit	Notes
Transmitter	Input clock frequency			•	•	The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	49.2	MHz	divided by 8.
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	-	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
Receiver	Receiver Input clock frequency					The baud rate is equal to the input clock frequency divided by 8.
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	49.2	MHz	
	$V_{DD} \ge 4.75 \text{ V}, 1 \text{ stop bit}$	-	-	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	

#### AC Analog Output Buffer Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units
Т <sub>ROB</sub>	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = Low Power = High			2.5 2.5	μs μs
Т <sub>SOB</sub>	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = Low Power = High			2.2 2.2	μs μs
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = Low Power = High	0.65 0.65			V/μs V/μs
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = Low Power = High	0.65 0.65			V/μs V/μs
BW <sub>OB</sub>	Small signal bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100 pF load Power = Low Power = High	0.8 0.8			MHz MHz
BW <sub>OB</sub>	Large signal bandwidth, 1V <sub>pp</sub> , 3dB BW, 100 pF load Power = Low Power = High	300 300	-	-	kHz kHz

Table 28. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units
Т <sub>ROB</sub>	Rising settling time to 0.1%, 1-V Step, 100-pF Load Power = Low Power = High			3.8 3.8	μs μs
Т <sub>SOB</sub>	Falling Settling Time to 0.1%, 1-V Step, 100-pF load Power = Low Power = High			2.6 2.6	μs μs
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1-V Step, 100-pF load Power = Low Power = High	0.5 0.5			V/μs V/μs
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1-V Step, 100-pF load Power = Low Power = High	0.5 0.5			V/μs V/μs
BW <sub>OB</sub>	Small signal bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100-pF load Power = Low Power = High	0.7 0.7			MHz MHz
BW <sub>OB</sub>	Large signal bandwidth, 1V <sub>pp</sub> , 3dB BW, 100-pF load Power = Low Power = High	200 200			kHz kHz



#### AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 29. 5-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency	0.093	-	24.6	MHz
-	High period	20.6	-	5300	ns
-	Low period	20.6	-	-	ns
-	Power up IMO to switch	150	-	-	μs

Table 30. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1 <sup>[20]</sup>	0.093	-	12.3	MHz
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater <sup>[21]</sup>	0.186	-	24.6	MHz
-	High period with CPU clock divide by 1	41.7	-	5300	ns
_	Low period with CPU clock divide by 1	41.7	-	_	ns
-	Power up iMO to switch	150	-	_	μs

#### AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 31. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise time of SCLK	1	-	20	ns	
T <sub>FSCLK</sub>	fall time of sclk	1	-	20	ns	
T <sub>SSCLK</sub>	Data set up time to falling edge of SCLK	40	-	-	ns	
T <sub>HSCLK</sub>	Data hold time from falling edge of SCLK	40	-	-	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	-	8	MHz	
T <sub>ERASEB</sub>	Flash erase time (Block)	-	20	-	ms	
T <sub>WRITE</sub>	Flash block write time	-	80	-	ms	
T <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	-	-	45	ns	V <sub>DD</sub> > 3.6
T <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	-	-	50	ns	$3.0 \leq V_{DD} \leq 3.6$
T <sub>ERASEALL</sub>	Flash erase time (Bulk)	-	20	-	ms	Erase all blocks and protection fields at once.
T <sub>PROGRAM_HOT</sub>	Flash block erase + Flash block write time	-	-	200	ms	$0~^{\circ}C \leq T_{J} \leq 100~^{\circ}C$
T <sub>PROGRAM_COLD</sub>	Flash block erase + Flash block write time	-	-	400	ms	$-40~^\circ C \leq T_J \leq 0~^\circ C$

Notes

20. Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

21. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.



#### SAR8 ADC AC Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 32. SAR8 ADC AC Specifications

Symbol	Description	Min	Тур	Max	Units
Freq <sub>3</sub>	Input clock frequency 3 V	_	_	3.0	MHz
Freq <sub>5</sub>	Input clock frequency 5 V	_	_	3.0	MHz

## AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 33. AC Characteristics of the $l^2$ C SDA and SCL Pins for $V_{DD}$ > 3.0 V

Symbol	Description	Standard-Mode		Fast-Mode		Units
		Min	Мах	Min	Max	Units
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	0	400	kHz
T <sub>HDSTAI2C</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs
T <sub>LOWI2C</sub>	LOW period of the SCL Clock	4.7	-	1.3	-	μS
T <sub>HIGHI2C</sub>	HIGH period of the SCL Clock	4.0	-	0.6	-	μS
T <sub>SUSTAI2C</sub>	Setup time for a repeated START condition	4.7	-	0.6	-	μS
T <sub>HDDATI2C</sub>	Data hold time	0	-	0	-	μS
T <sub>SUDATI2C</sub>	Data setup time	250	-	100 <sup>[22]</sup>	-	ns
T <sub>SUSTOI2C</sub>	Setup time for STOP condition	4.0	-	0.6	-	μS
T <sub>BUFI2C</sub>	Bus free time between a STOP and START Condition	4.7	-	1.3	-	μS
T <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter.	_	-	0	50	ns

#### Table 34. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for $V_{DD} < 3.0 V$ (Fast-Mode Not Supported)

Symbol	Description	Standard-Mode		Fast-Mode		Units
		Min	Max	Min	Max	
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	-	-	kHz
T <sub>HDSTAI2C</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	-	-	μs
T <sub>LOWI2C</sub>	LOW period of the SCL Clock	4.7	-	-	-	μS
T <sub>HIGHI2C</sub>	HIGH period of the SCL Clock	4.0	-	-	-	μS
T <sub>SUSTAI2C</sub>	Setup time for a repeated START condition	4.7	-	-	-	μS
T <sub>HDDATI2C</sub>	Data hold time	0	-	-	-	μS
T <sub>SUDATI2C</sub>	Data setup time	250	-	-	-	ns
T <sub>SUSTOI2C</sub>	Setup time for STOP condition	4.0	-	-	-	μS
T <sub>BUFI2C</sub>	Bus free time between a STOP and START condition	4.7	-	-	-	μS
T <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter.	-	-	-	-	ns








Figure 14. Definition for Timing for Fast-/Standard-Mode on the I<sup>2</sup>C Bus


Note

22. A Fast-Mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.





# **Packaging Information**

This section illustrates the packaging specifications for the CY8C24533 PSoC device, along with the thermal impedances for each package, solder reflow peak temperature, and the typical package capacitance on crystal pins.



### Figure 15. 28-Pin (210-Mil) SSOP





#### **Thermal Impedances**

#### Table 35. Thermal Impedances by Package

Package	Typical θ <sub>JA</sub> <sup>[23]</sup>
28-pin SSOP	95°C/W

#### Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

#### Table 36. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Time at Maximum Peak Temperature
28-pin SSOP	260 °C	30 s




# **Ordering Information**

The following table lists the CY8C24533 PSoC device family key package features and ordering codes.

#### Table 37. CY8C24533 PSoC Device Family Key Features and Ordering Information

Package	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
28-pin (210 Mil) SSOP	CY8C24533-24PVXI	8	256	–40 °C to +85 °C	4	4	26	12	2	No
28-pin (210 Mil) SSOP (Tape and Reel)	CY8C24533-24PVXIT	8	256	–40 °C to +85 °C	4	4	26	12	2	No

#### Ordering Code Definitions





### Acronyms

#### **Acronyms Used**

Table 38 lists the acronyms that are used in this document.

#### Table 38. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description
AC	alternating current	MCU	microcontroller unit
ADC	analog-to-digital converter	MIPS	million instructions per second
API	application programming interface	PCB	printed circuit board
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	PLL	phase-locked loop
СТ	continuous time	POR	power-0on reset
DAC	digital-to-analog converter	PPOR	precision power on reset
DC	direct current	PRS	pseudo-random sequence
DNL	differential nonlinearity	PSoC	Programmable System-on-Chip
DTMF	dual-tone multi-frequency	PWM	pulse width modulator
ECO	external crystal oscillator	RTC	real time clock
EEPROM	electrically erasable programmable read-only memory	SAR	successive approximation
GPIO	general purpose I/O	SC	switched capacitor
ICE	in-circuit emulator	SLIMO	slow IMO
IDE	integrated development environment	SMP	switch-mode pump
ILO	internal low speed oscillator	SOIC	small-outline integrated circuit
IMO	internal main oscillator	SPI	serial peripheral interface
INL	integral nonlinearity	SRAM	static random access memory
I/O	input/output	SROM	supervisory read only memory
IrDA	infrared data association	SSOP	shrink small-outline package
ISSP	in-system serial programming	UART	universal asynchronous reciever / transmitter
LPC	low power comparator	USB	universal serial bus
LVD	low-voltage detect	WDT	watchdog timer
MAC	multiply-accumulate	XRES	external reset

### **Reference Documents**

PSoC<sup>®</sup> 1 - Getting Started with Flash & E2PROM – AN2015 (001-40459)



### **Document Conventions**

#### Units of Measure

Table 39 lists the units of measures.

#### Table 39. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
kB	1024 bytes	ms	millisecond
dB	decibels	ns	nanosecond
°C	degree Celsius	ps	picosecond
pF	picofarads	μV	microvolts
kHz	kilohertz	mV	millivolts
MHz	megahertz	nV	nanovolts
LSB	least significant bit	V	volts
kΩ	kilo-ohm	μW	microwatts
μA	microamperes	W	watt
mA	milliamperes	mm	millimeter
nA	nanoamperes	ppm	parts per million
pА	pikoamperes	%	percent
μs	microsecond		· · ·

#### Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimals.



# Glossary

active high	<ol> <li>A logic signal having its asserted state as the logic 1 state.</li> <li>A logic signal having the logic 1 state as the higher voltage of the two states.</li> </ol>
analog blocks	The basic programmable opamp circuits. These are switched capacitor (SC) and continuous time (CT) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.
analog-to-digital (ADC)	A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.
API (Application Programming Interface)	A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.
asynchronous	A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.
Bandgap reference	A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.
bandwidth	1. The frequency range of a message or information processing system measured in hertz.
	2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.
bias	1. A systematic deviation of a value from a reference value.
	2. The amount by which the average of a set of values departs from a reference value.
	<ol><li>The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.</li></ol>
block	1. A functional unit that performs a single function, such as an oscillator.
	<ol> <li>A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.</li> </ol>
buffer	<ol> <li>A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.</li> </ol>
	<ol><li>A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.</li></ol>
	3. An amplifier used to lower the output impedance of a system.
bus	<ol> <li>A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.</li> </ol>
	<ol><li>A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].</li></ol>
	3. One or more conductors that serve as a common connection for a group of related devices.
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.



compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows the user to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog- to-digital (ADC) converter performs the reverse operation.
duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.
external reset (XRES)	An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.
flash	An electrically programmable and erasable, non-volatile technology that provides users with the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is off.
Flash block	The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash space that may be protected. A flash block holds 64 bytes.
frequency	The number of cycles or events per unit of time, for a periodic function.
gain	The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.
l <sup>2</sup> C	A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I <sup>2</sup> C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I <sup>2</sup> C uses only two bi-directional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.



ICE	The in-circuit emulator that allows users to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).			
input/output (I/O)	A device that introduces data into or extracts data from a system.			
interrupt	A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.			
interrupt service routine (ISR)	A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.			
jitter	<ol> <li>A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.</li> <li>The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.</li> </ol>			
low-voltagedetect (LVD)	A circuit that senses $V_{DD}$ and provides an interrupt to the system when $V_{DD}$ falls lower than a selected threshold.			
M8C	An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the flash, SRAM, and register space.			
master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the slave device.			
microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.			
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.			
modulator	A device that imposes a signal on a carrier.			
noise	<ol> <li>A disturbance that affects a signal and that may distort the information carried by the signal.</li> <li>The random variations of one or more characteristics of any entity such as voltage, current, or data.</li> </ol>			
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.			
parity	A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).			
phase-locked loop (PLL)	An electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference signal.			
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.			



port	A group of pins, usually eight.
power on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is one type of hardware reset.
PSoC <sup>®</sup>	Cypress Semiconductor's PSoC <sup>®</sup> is a registered trademark and Programmable System-on- Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied measurand
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a know state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.
serial	<ol> <li>Pertaining to a process in which all events occur one after the other.</li> <li>Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.</li> </ol>
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.
shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device allowing users to store and retrieve data at a high rate of speed. The term static is used because, after a value has been loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code, operating from flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	<ol> <li>A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.</li> <li>A system whose operation is synchronized by a clock signal.</li> </ol>



tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level analog and Digital PSoC Blocks. User modules also provide high level API (Application Programming Interface) for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V <sub>DD</sub>	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V <sub>SS</sub>	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



# Document History Page .

Docu Docu	ment Title: ment Num	CY8C24533 P ber: 001-14643	PSoC <sup>®</sup> Program 3	mable System-on-Chip™
Rev	ECN	Orig. of Change	Submission Date	Description of Change
**	998721	VED	See ECN	New spec.
*A	1149184	HMT	See ECN	Update Advance to Preliminary. Update features, pinouts, registers, specs., packages, package data, and order information. Convert to new Cypress template.
*B	1411003	HMT	See ECN	Update formatting edits. Split out device. Update registers and electrical specs. Convert Table Notes to Cypress template style.
*C	1648723	HMT	See ECN	Update SAR ADC electrical specs. Update INL, DNL, and VOL specs. Finetune specs. Make data sheet Final.
*D	2616862	OGNE/AESA	12/05/2008	Changed title to: "CY8C24533 PSoC <sup>®</sup> Programmable System-on-Chip™" Changed names of registers on page 10. "SARADC_C0" to "SARADC_CR0" "SARADC_C1" to "SARADC_CR1"
*E	2861699	JHU/HMT	01/20/2010	Add Table of Contents. Update DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: Replace TRAMP (time) with SRPOWER_UP (slew rate) specification. Added I <sub>OH</sub> , I <sub>OL</sub> , DCILO, F32K_U, TPOWERUP, TERASEALL, TPROGRAM_HOT, and TPROGRAM_COLD specifications. Update copyright and Sales, Solutions, and Legal Information URLs. Update 28-Pin SSOP package diagram.
*F	2902396	NJF	03/30/2010	Updated Cypress website links. Updated Features. Added T <sub>BAKETEMP</sub> and T <sub>BAKETIME</sub> parameters in Absolute Maximum Ratings. Updated 5V and 3.3V AC Chip-Level Specifications. Updated links in Sales, Solutions, and Legal Information.
*G	3135262	NJF	01/12/11	Updated PSoC Device Characteristics table . Added DC I <sup>2</sup> C Specifications table. Added Tjit_IMO specification, removed existing jitter specifications. Updated DC Analog Reference Specifications and 3.3 V DC operational amplifier specifications tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I <sup>2</sup> C Timing Diagram. They were updated for clearer understanding. Updated Figure 12 since the labelling for y-axis was incorrect. Added ordering code definitions.
*H	3331742	SHOB	07/29/11	Updated Getting Started, Development Tools, and Designing with PSoC Designer. Updated Solder Reflow Peak Temperature table Removed reference to obsolete Application Note AN2012.
*	3340625	SHOB	08/09/11	Correction in ECN number for *H.
*J	3598339	LURE/XZNG	04/24/2012	Changed the PWM description string from "8- to 32-bit" to "8- and 16-bit".
*K	3747663	PMAD	09/18/2012	Removed reference to obsolete spec (001-14503).
*L	4644206	SEG	01/29/2015	Corrected the units for R <sub>OUTOB</sub> parameter. Updated 28-Pin (210-Mil) SSOP package diagram. Updated Sales, Solutions, and Legal Information based on the template.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

cypress.com/go/automotive
cypress.com/go/clocks
cypress.com/go/interface
cypress.com/go/powerpsoc
cypress.com/go/memory
cypress.com/go/psoc
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless

# PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2007-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-14643 Rev. \*L

Revised January 29, 2015

Page 48 of 48

PSoC Designer™ is a trademark and PSoC® is a registered trademark of Cypress Semiconductor Corporation.

Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. All products and company names mentioned in this document may be the trademarks of their respective holders.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor: <u>CY8C24533-24PVXI</u> <u>CY8C24533-24PVXIT</u>