













TLV62065 SLVSAC4B - NOVEMBER 2010 - REVISED DECEMBER 2015

TLV62065 3-MHz 2-A Step-Down Converter in 2 x 2 WSON Package

Features

- V_{IN} Range from 2.9 V to 5.5 V
- Up to 97% Efficiency
- Power-Save Mode / 3-MHz Fixed PWM Mode
- Output Voltage Accuracy in PWM Mode ±2.0%
- **Output Capacitor Discharge Function**
- Typical 18-µA Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Available in a 2 mm x 2 mm x 0.75 mm WSON

Applications

- Point-of-Load (POL)
- Notebooks, Pocket PCs
- Portable Media Players
- Set-Top Boxes

3 Description

TLV62065 device high is а DC-DC synchronous step-down converter. provides up to 2-A output current.

With an input voltage range of 2.9 V to 5.5 V, the device is a perfect fit for power conversion from a 5-V or 3.3-V system supply rail. The TLV62065 operates at 3-MHz fixed frequency and enters power-save mode operation at light load currents to maintain high efficiency over the entire load current range. For low noise applications, TLV62065 can be forced into fixed frequency PWM mode by pulling the MODE pin high.

In the shutdown mode, the current consumption is reduced to less than 1 µA and an internal circuit discharges the output capacitor.

TLV62065 operates with a 1-µH inductor and 10-µF output capacitor.


The TLV62065 is available in a small 2 mm x 2 mm x 0.75 mm 8-pin WSON package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
SLVSAC4	WSON (8)	2.00 mm × 2.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



Efficiency vs Load Current






Table of Contents

1	Features 1		7.4 Device Functional Modes	
2	Applications 1	8	Application and Implementation	1 [•]
3	Description 1		8.1 Application Information	1 ¹
4	Revision History2		8.2 Typical Application	1º
5	Pin Configuration and Functions 3	9	Power Supply Recommendations	16
6	Specifications4	10	Layout	17
•	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	17
	6.2 ESD Ratings		10.2 Layout Example	1
	6.3 Recommended Operating Conditions	11	Device and Documentation Support	18
	6.4 Thermal Information		11.1 Device Support	18
	6.5 Electrical Characteristics5		11.2 Community Resources	18
	6.6 Typical Characteristics		11.3 Trademarks	18
7	Detailed Description 7		11.4 Electrostatic Discharge Caution	18
-	7.1 Overview		11.5 Glossary	18
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable	
	7.3 Feature Description 8		Information	18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision A (July 2012) to Revision B

Page

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE(1)	DESCRIPTION
NAME	NO.	ITPE\"	DESCRIPTION
AGND	3	1	Analog GND supply pin for the control circuit.
AVIN	7	I	Analog V_{IN} power supply for the control circuit. Need to be connected to PVIN and input capacitor.
EN	5	1	This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated
Exposed Thermal Pad	_	_	For good thermal performance, this pad must be soldered to the land pattern on the PCB. This pad should be used as device GND.
FB	4	1	Feedback pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output voltage option, connect this pin directly to the output capacitor
MODE	6	1	MODE pin = High forces the device to operate in fixed frequency PWM mode. MODE pin = Low enables the power save mode with automatic transition from PFM mode to fixed frequency PWM mode. This pin must be terminated.
PGND	1	Р	GND supply pin for the output stage.
PVIN	8	Р	V _{IN} power supply pin for the output stage.
SW	2	0	This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor.

⁽¹⁾ I = Input, O = Output, P = Power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
	AVIN, PVIN		-0.3	7	V
Voltage ⁽²⁾	EN, MODE, FB		-0.3	$V_{IN} + 0.3 < 7$	V
	SW		-0.3	7	V
Current (source) Peak output			Interna	lly limited	Α
Junction temperature,	T _J	-40	125	°C	
Storage temperature,	r _{stg}	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD) Electrostation discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V
	0	Machine model	±200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

	i				
		MIN	NOM	MAX	UNIT
AV_{IN} , PV_{IN}	Supply voltage	2.9		5.5	V
	Output current capability			2000	mA
	Output voltage range for adjustable voltage	0.8		V_{IN}	V
L	Effective inductance	0.7	1	1.6	μH
C _{OUT}	Effective output capacitance	4.5	10	22	μF
T _A	Operating ambient temperature ⁽¹⁾	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

⁽¹⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $(T_{A(max)})$ is dependent on the maximum operating junction temperature $(T_{J(max)})$, the maximum power dissipation of the device in the application $(P_{D(max)})$, and the junction-to-ambient thermal resistance of the part/package in the application $(R_{\theta JA})$, as given by the following equation: $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_{D(max)})$

6.4 Thermal Information

		TLV62065	
	THERMAL METRIC ⁽¹⁾	DSG (WSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	82.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.5	°C/W
Ψлт	Junction-to-top characterization parameter	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	34.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	6.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics


Over full operating ambient temperature range. Typical values are at T_A = 25°C. Unless otherwise noted, specifications apply for condition V_{IN} = EN = 3.6 V. External components C_{IN} = 10 μ F 0603, C_{OUT} = 10 μ F 0603, L = 1.0 μ H (see the parameter

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY							
V _{IN}	Input voltage range		2.9		5.5	V	
IQ	Operating quiescent current	I _{OUT} = 0 mA, device operating in PFM mode and device not switching		18		μΑ	
I _{SD}	Shutdown current	EN = GND, current into AVIN and PVIN combined		0.1	1	μΑ	
M	I le demisite de la client de manhald	Falling	1.73	1.78	1.83	V	
V_{UVLO}	Undervoltage lockout threshold	Rising	1.9	1.95	1.99	V	
ENABLE, N	ODE				·		
V _{IH}	High level input voltage	2.9 V ≤ V _{IN} ≤ 5.5 V	1.0		5.5	V	
V _{IL}	Low level input voltage	2.9 V ≤ V _{IN} ≤ 5.5 V	0		0.4	V	
I _{IN}	Input bias current	EN, Mode tied to GND or AVIN		0.01	1	μΑ	
POWER SV	/ITCH						
D	Library and MOOFFT and resistance	$V_{IN} = 3.6 \text{ V}^{(1)}$		120	180	mΩ	
R _{DS(on)}	High-side MOSFET on-resistance	$V_{IN} = 5 V^{(1)}$		95	150		
_		$V_{IN} = 3.6 V^{(1)}$		90	130		
R _{DS(on)}	Low-side MOSFET on-resistance	$V_{IN} = 5 V^{(1)}$		75 100		mΩ	
I _{LIMF}	Forward current limit MOSFET high-side and low-side	3 V ≤ V _{IN} ≤ 3.6 V	2300	2750		mA	
_	Thermal shutdown	Increasing junction temperature		150		°C	
T _{SD}	Thermal shutdown hysteresis	Decreasing junction temperature	10				
OSCILLATO	DR .						
f _{SW}	Oscillator frequency	2.9 V ≤ V _{IN} ≤ 5.5 V	2.6	3	3.4	MHz	
OUTPUT							
V _{ref}	Reference voltage			600		mV	
V _{FB(PWM)}	Feedback voltage PWM mode	PWM operation, MODE = V_{IN} , 2.9 V \leq V_{IN} \leq 5.5 V, 0 mA load	-2%	0%	2%		
V _{FB(PFM)}	Feedback voltage PFM mode, voltage positioning	Device in PFM mode, voltage positioning active (2)		1%			
.,	Load regulation			-0.5%		Α	
V_{FB}	Line regulation			0%		V	
R _(Discharge)	Internal discharge resistor	Activated with EN = GND, $2.9 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$, $0.8 \le \text{V}_{\text{OUT}} \le 3.6 \text{ V}$		200		Ω	
t _{START}	Start-up time	Time from active EN to reach 95% of V _{OUT}		500		μs	

⁽¹⁾ Maximum value applies for $T_J = 85^{\circ}C$ (2) In PFM mode, the internal reference voltage is set to typ. $1.01 \times V_{ref}$. See the parameter measurement information.

TEXAS INSTRUMENTS

6.6 Typical Characteristics



Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



7 Detailed Description


7.1 Overview

The TLV62065 step-down converter operates with typically 3-MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents the converter can automatically enter power-save mode and operates then in pulse frequency modulation (PFM) mode.

During PWM operation, the converter use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the high-side MOSFET switch is turned on. The current flows now from the input capacitor through the high-side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic will turn off the switch. The current limit comparator will also turn off the switch in case the current limit of the high-side MOSFET switch is exceeded. After a dead time preventing shoot through current, the low-side MOSFET rectifier is turned on and the inductor current ramps down. The current flows now from the inductor to the output capacitor and to the load. It returns back to the inductor through the low-side MOSFET rectifier.

The next cycle will be initiated by the clock signal again turning off the low-side MOSFET rectifier and turning on the high-side MOSFET switch.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Mode Selection

The MODE pin allows mode selection between forced PWM mode and power-save mode.

Connecting this pin to GND enables the power-save mode with automatic transition between PWM and PFM mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode even at light load currents. This allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads.

The condition of the MODE pin can be changed during operation and allows efficient power management by adjusting the operation mode of the converter to the specific system requirements.

7.3.2 Enable

The device is enabled by setting EN pin to high. At first, the internal reference is activated and the internal analog circuits are settled. Afterwards, the soft-start is activated and the output voltage is ramped up. The output voltages reaches 95% of its nominal value within t_{START} of typically 500 μ s after the device has been enabled. The EN input can be used to control power sequencing in a system with various DC–DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails. With EN = GND, the device enters shutdown mode. In this mode, all circuits are disabled and the SW pin is connected to PGND through an internal resistor to discharge the output.

7.3.3 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery. It disables the output stage of the converter once the falling V_{IN} trips the undervoltage lockout threshold V_{UVLO} . The undervoltage lockout threshold V_{UVLO} for falling V_{IN} is typically 1.78 V. The device starts operation once the rising V_{IN} trips the undervoltage lockout threshold V_{UVLO} again at typically 1.95 V.

7.3.4 Thermal Shutdown

As soon as the junction temperature, T_J, exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned off. The device continues its operation with a soft-start once the junction temperature falls below the thermal shutdown hysteresis.

7.4 Device Functional Modes

7.4.1 Soft-Start

The TLV62065 has an internal soft-start circuit that controls the ramp up of the output voltage. Once the converter is enabled and the input voltage is above the undervoltage lockout threshold V_{UVLO} the output voltage ramps up from 5% to 95% of its nominal value within t_{Ramp} of typically 250 μ s.

This limits the inrush current in the converter during start-up and prevents possible input voltage drops when a battery or high impedance power source is used.

During soft-start, the switch current limit is reduced to 1/3 of its nominal value I_{LIMF} until the output voltage reaches 1/3 of its nominal value. Once the output voltage trips this threshold, the device operates with its nominal current limit I_{LIMF} .

7.4.2 Power-Save Mode

At TLV62065 pulling the MODE pin low enables power-save mode. If the load current decreases, the converter enters power-save mode operation automatically. During power save mode the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage typically +1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

The transition from PWM mode to PFM mode occurs once the inductor current in the low-side MOSFET switch becomes zero, which indicates discontinuous conduction mode.



Device Functional Modes (continued)

During the power-save mode, the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of $V_{OUTnominal}$ +1%, the device starts a PFM current pulse. For this the high-side MOSFET switch will turn on and the inductor current ramps up. After the ON-time expires the switch will be turned off and the low-side MOSFET switch will be turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current the output voltage will rise. If the output voltage is equal or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 18-µA current consumption.

In case the output voltage is still below the PFM comparator threshold, further PFM current pulses will be generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold due to the load current.

The PFM mode is exited and PWM mode entered in case the output current can no longer be supported in PFM mode.




Figure 7. Power-Save Mode Operation With Automatic Mode Transition

7.4.2.1 100% Duty Cycle Low Dropout Operation

The device starts to enter 100% duty cycle mode as the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the high-side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing V_{IN} the high-side MOSFET switch is turned on completely. In this case the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated by Equation 1:

 $V_{IN}min = V_{O}max + I_{O}max \times (R_{DS(on)}max + R_{L})$

where

- I_Omax = maximum output current
- R_{DS(on)}max = maximum P-channel switch R_{DS(on)}
- R_I = DC resistance of the inductor
- V_Omax = nominal output voltage plus maximum output voltage tolerance

(1)



Device Functional Modes (continued)

7.4.3 Internal Current Limit / Fold-back Current Limit for Short-Circuit Protection

During normal operation the high-side and low-side MOSFET switches are protected by its current limits I_{LIMF}. Once the high-side MOSFET switch reaches its current limit, it is turned off and the low-side MOSFET switch is turned on. The high-side MOSFET switch can only turn on again, once the current in the low-side MOSFET switch decreases below its current limit I_{LIMF}. The device is capable to provide peak inductor currents up to its internal current limit I_{LIMF}.

As soon as the switch current limits are hit and the output voltage falls below 1/3 of the nominal output voltage due to overload or short circuit condition, the foldback current limit is enabled. In this case the switch current limit is reduced to 1/3 of the nominal value I_{LMF} .

Due to the short-circuit protection is enabled during start-up, the device does not deliver more than 1/3 of its nominal current limit I_{LIMF} until the output voltage exceeds 1/3 of the nominal output voltage. This needs to be considered when a load is connected to the output of the converter, which acts as a current sink.

7.4.4 Output Capacitor Discharge

With EN = GND, the device enters shutdown mode and all internal circuits are disabled. The SW pin is connected to PGND through an internal resistor to discharge the output capacitor. This feature ensures a start-up in a discharged output capacitor once the converter is enabled again and prevents *floating* charge on the output capacitor. The output voltage ramps up monotonic starting from 0 V.

Product Folder Links: *TLV62065*

Copyright © 2010-2015, Texas Instruments Incorporated



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV62065 is a high-efficiency synchronous step-down DC/DC converter providing up to 2-A output current.

8.2 Typical Application




Figure 8. TLV62065 1.8-V Adjustable Output Voltage Configuration

8.2.1 Design Requirements

The device operates over an input voltage range from 2.9 V to 5.5 V. The output voltage is adjustable using an external feedback divider.

8.2.2 Detailed Design Procedure

8.2.2.1 Output Voltage Setting

The output voltage can be calculated by Equation 2 with an internal reference voltage V_{REF} typically 0.6 V.

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right) \tag{2}$$

To minimize the current through the feedback divider network, R_2 should be within the range of 120 k Ω to 360 k Ω . The sum of R_1 and R_2 should not exceed approximately 1 M Ω , to keep the network robust against noise. An external feed-forward capacitor $C_{\rm ff}$ is required for optimum regulation performance. Lower resistor values can be used. R_1 and $C_{\rm ff}$ places a zero in the loop. The right value for $C_{\rm ff}$ can be calculated by Equation 3 and Equation 4:

$$f_{\rm z} = \frac{1}{2 \times \pi \times R_1 \times C_{\rm ff}} = 25 \,\text{kHz} \tag{3}$$

$$C_{ff} = \frac{1}{2 \times \pi \times R_1 \times 25 \text{ kHz}}$$
(4)

(6)



Typical Application (continued)

8.2.2.2 Output Filter Design (Inductor and Output Capacitor)

The internal compensation network of TLV62065 is optimized for a LC output filter with a corner frequency of:

$$f_{c} = \frac{1}{2 \times \pi \times \sqrt{(1 \mu H \times 10 \mu F)}} = 50 \text{kHz}$$

The device operates with nominal inductors of 1.0 μH to 1.2 μH and with 10 μF to 22 μF small X5R and X7R ceramic capacitors. Please refer to the lists of inductors and capacitors. The device is optimized for a 1- μH inductor and 10- μF output capacitor.

8.2.2.2.1 Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_L or V_C .

Equation 5 calculates the maximum inductor current in PWM mode under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 6. This is recommended because during heavy load transient the inductor current rises above the calculated value.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(5)

where

- f = Switching frequency (3 MHz typical)
- L = Inductor value
- ΔI_1 = Peak-to-peak inductor ripple current

A more conservative approach is to select the inductor current rating just for the switch current limit I_{LIMF} of the converter.

The total losses of the coil have a strong impact on the efficiency of the DC–DC conversion and consist of both the losses in the DC resistance $R_{(DC)}$ and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

Table 1. List of Inductors

DIMENSIONS [mm ³]	INDUCTANCE µH	INDUCTOR TYPE	SUPPLIER
3.2 x 2.5 x 1.0 max	1.0	LQM32PN (MLCC)	Murata
3.7 x 4 x 1.8 max	1.0	LQH44 (wire wound)	Murata
4.0 x 4.0 x 2.6 max	1.2	NRG4026T (wire wound)	Taiyo Yuden
3.5 x 3.7 x 1.8 max	1.2	DE3518 (wire wound)	TOKO



8.2.2.2.2 Output Capacitor Selection

The advanced fast-response voltage mode control scheme of the TLV62065 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies and may not be used. For most applications a nominal 10-µF or 22-µF capacitor is suitable. At small ceramic capacitors, the DC-bias effect decreases the effective capacitance. Therefore a 22-µF capacitor can be used for output voltages higher than 2 V, see list of capacitors.

In case additional ceramic capacitors in the supplied system are connected to the output of the DC–DC converter, the output capacitor C_{OUT} need to be decreased in order not to exceed the recommended effective capacitance range. In this case a loop stability analysis must be performed as described later.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated by Equation 7:

$$I_{RMSCout} = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(7)

8.2.2.2.3 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications a 10-µF ceramic capacitor is recommended. The input capacitor can be increased without any limit for better input voltage filtering.

Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or VIN step on the input can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

CAPACITANCE	TYPE	SIZE [mm ³]	SUPPLIER
10 μF	GRM188R60J106M	0603: 1.6 x 0.8 x 0.8	Murata
22 μF	GRM188R60G226M	0603: 1.6 x 0.8 x 0.8	Murata
22 μF	CL10A226MQ8NRNC	0603: 1.6 x 0.8 x 0.8	Samsung
10 μF	CL10A106MQ8NRNC	0603: 1.6 x 0.8 x 0.8	Samsung

Table 2. List of Capacitors

8.2.2.3 Checking Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signal:


- · Switching node, SW
- Inductor current, I_I
- Output ripple voltage, V_{OUT(AC)}

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or wrong L-C output filter combinations. As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load. V_{OUT} immediately shifts by an amount equal to $\Delta_{I(LOAD)}$ x ESR, where ESR is the effective series resistance of C_{OUT} . $\Delta_{I(LOAD)}$ begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. The results are most easily interpreted when the device operates in PWM mode at medium to high load currents.


During this recovery time, V_{OUT} can be monitored for settling time, overshoot, or ringing; that helps evaluate stability of the converter. Without any ringing, the loop has usually more than 45° of phase margin.

TEXAS INSTRUMENTS

8.2.3 Application Curves








Product Folder Links: TLV62065

Copyright © 2010–2015, Texas Instruments Incorporated

Submit Documentation Feedback





9 Power Supply Recommendations

The power supply to the TLV62065 must have a current rating according to the supply voltage, output voltage, and output current of the TLV62065.



10 Layout

10.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Take care in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI and thermal problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Connect the AGND and PGND pins of the device to the exposed thermal pad land of the PCB and use this pad as a star point. Use a common power PGND node and a different node for the signal AGND to minimize the effects of ground noise. The FB divider network should be connected right to the output capacitor and the FB line must be routed away from noisy components and traces (for example, SW line).

Due to the small package of this converter and the overall small solution size, the thermal performance of the PCB layout is important. For good thermal performance a four or more layer PCB design is recommended. The exposed thermal pad of the IC must be soldered on the power pad area on the PCB to achieve proper thermal connection. Additionally, for good thermal performance, the exposed thermal pad on the PCB needs to be connected to an inner GND plane with sufficient via connections. See the documentation of the evaluation kit.

10.2 Layout Example




Figure 24. PCB Layout



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV62065DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	QVB	Samples
TLV62065DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	QVB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

6-Feb-2020

OTHER QUALIFIED VERSIONS OF TLV62065:

Automotive: TLV62065-Q1

www.ti.com

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV62065DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV62065DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 15-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV62065DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV62065DSGT	WSON	DSG	8	250	210.0	185.0	35.0

2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated