

2009

## **GENERAL DESCRIPTION**

The XRT86VL30 is a single channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R<sup>3</sup> technology (Relayless, Reconfigurable, Redundancy). The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL30 provides protection from power failures and hot swapping.


The XRT86VL30 contains an integrated DS1/E1/J1 framer and LIU which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU\_T specifications. The framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.

The Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers which extract the payload content of Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. The framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link the bits of the inbound T1/E1/J1 frames.

The XRT86VL30 fully meets all of the latest T1/E1/J1 specifications: ANSI T1/E1.107-1988, ANSI T1/E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

#### APPLICATIONS AND FEATURES (NEXT PAGE)





#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### **APPLICATIONS**

- High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1/E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment
- T1/E1/J1 Performance Monitoring
- Voice over packet gateways
- Routers

#### FEATURES

- Supports SSM Synchronization Messaging per ANSI T1.101-1999 and ITU G.704
- Supports a Customized Section 13 Synchronization Interface in G.703 at 1.544MHz
- Independent, full duplex DS1 Tx and Rx Framer/LIUs
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 2-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional T1/E1/J1
- Supports Channel Associated Signaling (CAS)
- Supports Common Channel Signalling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling
- Extracts and inserts robbed bit signaling (RBS)
- 3 Integrated HDLC controllers for transmit and receive, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- HDLC Controllers Support SS7
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Alarm Indication Signal with Customer Installation signature (AIS-CI)





REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

**XRT86VL30** 

- Remote Alarm Indication with Customer Installation (RAI-CI)
- Gapped Clock interface mode for Transmit and Receive.
- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)
- Direct access to D and E channels for fast transmission of data link information
- PRBS, QRSS, and Network Loop Code generation and detection
- Programmable Interrupt output pin
- Supports programmed I/O and DMA modes of Read-Write access
- The framer block encodes and decodes the T1/E1/J1 Frame serial data
- Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
- Detects OOF, LOF, LOS errors and COFA conditions
- Loopbacks: Local (LLB) and Line remote (LB)
- Facilitates Inverse Multiplexing for ATM
- Performance monitor with one second polling
- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 1.8V Inner Core
- 3.3V CMOS operation with 5V tolerant inputs
- 128-pin LQFP and 80-pin LQFP package with -40°C to +85°C operation

# **ORDERING INFORMATION**

PART NUMBER	Package	OPERATING TEMPERATURE RANGE
XRT86VL30IV	128 Pin LQFP(14x20x1.4mm)	-40°C to +85°C
XRT86VL30IV80	80 Pin LQFP (12x12x1.4mm)	-40°C to +85°C



# LIST OF PARAGRAPHS

1.0 REGISTER DESCRIPTIONS - T1 MODE	9
2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS	142



# LIST OF FIGURES

Figure 1.: XRT86VL30 Single Channel DS1 (T1/E1/J1) Framer/LIU Combo ...... 1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



# LIST OF TABLES

Table 1:: Register Summary Table 2:: Clock Select Register(CSR)	
Table 3:: Line Interface Control Register (LICR)	Hex Address: 0x0101
Table 4:: General Purpose Input/Output Control Register (GPIOCR,	
Table 5:: Framing Select Register (FSR)	Hex Address: 0x0107
Table 6:: Alarm Generation Register (AGR)	Hex Address: 0x0108
Table 7:: yellow alarm duration and format when one second rule is	
Table 8:: yellow alarm format when one second rule is enforced	
Table 9:: Synchronization MUX Register (SMR)	Hex Address: 0x0109
Table 10:: Transmit Signaling and Data Link Select Register (TSDL	
	Hex Address: 0x010B
Table 11:: Framing Control Register (FCR)	
Table 12:: Receive Signaling & Data Link Select Register (RSDLSF Table 13:: Receive Signaling Change Register 0 (RSCR 0)	Hex Address: 0x010C
Table 14:: Receive Signaling Change Register 1(RSCR 0)	Hex Address: 0x010D20 Hex Address: 0x010E20
Table 15:: Receive Signaling Change Register 2 (RSCR 2)	Hex Address: 0x010E20 Hex Address: 0x010F20
	Hex Address: 0x0112
Table 16:: Receive In Frame Register (RIFR)	
Table 17:: Data Link Control Register (DLCR1)	Hex Address: 0x0113
Table 18:: Transmit Data Link Byte Count Register (TDLBCR1)	
Table 19:: Receive Data Link Byte Count Register (RDLBCR1)	Hex Address: 0x0115
Table 20:: Slip Buffer Control Register (SBCR)	Hex Address: 0x0116
Table 21:: FIFO Latency Register (FFOLR)	Hex Address: 0x0117
Table 22:: DMA 0 (Write) Configuration Register (D0WCR)	Hex Address: 0x0118
Table 23:: DMA 1 (Read) Configuration Register (D1RCR)	Hex Address: 0x0119
Table 24:: Interrupt Control Register (ICR)	Hex Address: 0x011A
Table 25:: LAPD Select Register (LAPDSR)	Hex Address: 0x011B
Table 26:: Customer Installation Alarm Generation Register (CIAGF	-
Table 27:: Performance Report Control Register (PRCR)	Hex Address: 0x011D4
Table 28:: Gapped Clock Control Register (GCCR)	Hex Address: 0x011E4
Table 29:: Transmit Interface Control Register (TICR)	Hex Address:0x0120
Table 30:: Transmit Interface Speed When Multiplexed Mode is Dis	
Table 31:: Transmit Interface Speed when Multiplexed Mode is Ena	
Table 32:: BERT Control & Status Register (BERTCSR0)	Hex Address: 0x0121
Table 33:: Receive Interface Control Register (RICR)	Hex Address: 0x0122
Table 34:: Receive Interface Speed When Multiplexed Mode is Disa	
Table 35:: Receive Interface Speed when Multiplexed Mode is Enal	
Table 36:: BERT Control & Status Register (BERTCSR1)	Hex Address: 0x012352
Table 37:: Loopback Code Control Register - Code 0 (LCCR0)	Hex Address: 0x012454
Table 38:: Transmit Loopback Coder Register (TLCR)	Hex Address: 0x01255
Table 39:: Receive Loopback Activation Code Register - Code 0 (R	LACR0) Hex Address: 0x012650
Table 40:: Receive Loopback Deactivation Code Register - Code 0	(RLDCR0) Hex Address: 0x0127 56
Table 41:: Defect Detection Enable Register (DDER)	Hex Address: 0x01295
Table 42:: Loopback Code Control Register - Code 1 (LCCR1)	Hex Address: 0x012A5
Table 43:: Receive Loopback Activation Code Register - Code 1 (R	LACR1) Hex Address: 0x012B5
Table 44:: Receive Loopback Deactivation Code Register - Code 1	(RLDCR1) Hex Address: 0x012C5
Table 45:: Loopback Code Control Register - Code 2 (LCCR2)	Hex Address: 0x012D60
Table 46:: Receive Loopback Activation Code Register - Code 2 (R	LACR2) Hex Address: 0x012E62
Table 47:: Receive Loopback Deactivation Code Register - Code 2	(RLDCR2) Hex Address: 0x012F62
Table 48:: Transmit SPRM and NPRM Control Register (TSPRMCF	R) Hex Address: 0x01426
Table 49:: Data Link Control Register (DLCR2)	Hex Address: 0x014364
Table 50:: Transmit Data Link Byte Count Register (TDLBCR2)	Hex Address: 0x01446
Table 51:: Receive Data Link Byte Count Register (RDLBCR2)	Hex Address: 0x01456
Table 52:: Data Link Control Register (DLCR3)	Hex Address: 0x01536
Table 53:: Transmit Data Link Byte Count Register (TDLBCR3)	Hex Address: 0x0154
Table 54:: Receive Data Link Byte Count Register (RDLBCR3)	Hex Address: 0x01557
Table 55:: BERT Control Register (BCR)	Hex Address: 0x016372
	7
Table 57:: SSM BOC Control Register (BOCCR 0x0170h)	



### REV. 1.0.0

# **XRT86VL30**

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

Table 69: SSM Receive FDL Match 2 Register (FRFDLMR2 0x0173h)         76           Table 60: SSM Receive FDL Match 2 Register (FRFDLMR2 0x0173h)         76           Table 61: SSM Receive FDL Match 2 Register (FRDLMR2 0x0174h)         77           Table 63: SSM Transmit Eyte Court Register (FBCLMR2 0x0176h)         77           Table 65: Severison ID Register (FEVD)         Hex Address: 0x031FF         78           Table 65: Starsmit Channel CEVD)         Hex Address: 0x0320 to 0x0317         79           Table 65: Transmit User Code Register 0-23 (TUCR 0-23)         Hex Address: 0x0320 to 0x0337         82           Table 66: Transmit User Code Register 0-23 (TUCR 0-23)         Hex Address: 0x0380 to 0x0337         84           Table 66: Receive Channel Control Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         84           Table 71: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         84           Table 72: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         86           Table 72: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         86           Table 72: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300         90           Table 72: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300         90           Table 72:			
Table 61: SSM Receive FDL Match 3 Register (FFDLMR3 0x0174h)	Table 59:: SSM Receive FDL Match 1 Register (RFDLMR1 0x0172h	))	76
Table 62: SSM Transmit FDL Register (TFDLR 0x0176h)			
Table 63: SSM Transmit Byte Count Register (TBCR 0x0176h)         Hex Address: 0x01FF         78           Table 65: Revision ID Register (REVID)         Hex Address: 0x01FF         78           Table 65: Transmit Channel Control Register 0-23 (TCCR 0-23)         Hex Address: 0x0301 to 0x0337         79           Table 66: Transmit User Code Register 0-23 (TCCR 0-23)         Hex Address: 0x0301 to 0x0337         79           Table 66: Transmit User Code Register 0-23 (TCCR 0-23)         Hex Address: 0x0301 to 0x0337         74           Table 66: Receive Channel Control Register 0-23 (RSCR 0-23)         Hex Address: 0x0301 to 0x0337         74           Table 71: Receive Signaling Control Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         79           Table 72: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         79           Table 72: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         79           Table 72: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         79           Table 72: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         79           Table 72: Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x0300 to 0x0377         79           Table 73: RMON Receive Line Code Violation Counter LSB (RFAECU)         Hex Address: 0x0300 <td< td=""><td></td><td></td><td></td></td<>			
Table 64: Device ID Register (DEVID)         Hex Address: 0x01FE         T8           Table 66: Transmit User Code Register 0-23 (TCCR 0-23)         Hex Address: 0x0320 to 0x0337         F8           Table 66: Transmit User Code Register 0-23 (TCCR 0-23)         Hex Address: 0x0320 to 0x0337         F8           Table 66: Transmit User Code Register 0-23 (TCCR 0-23)         Hex Address: 0x0320 to 0x0337         F8           Table 66: Transmit User Code Register 0-23 (RCCR 0-23)         Hex Address: 0x0320 to 0x0357         F8           Table 71: Receive Signaling Control Register 0-23 (RCCR 0-23)         Hex Address: 0x0320 to 0x0357         F8           Table 71: Receive Signaling Control Register 0.23 (RCSR 0-23)         Hex Address: 0x0320 to 0x0357         F8           Table 73: Receive Signaling Array Register 0 to 23 (RSAR 0-23)         Hex Address: 0x0300 to 0x0357         F8           Table 75: LAPD Buffer 0 Control Register (LAPDBCR)         Hex Address: 0x0000         91           Table 75: IAPD Buffer 0 Control Register (LAPDBCR)         Hex Address: 0x0000         92           Table 75: IAPD Buffer 0 Control Register (LAPDBCR)         Hex Address: 0x0000         92           Table 75: IAPD Buffer 0 Control Register (LAPDBCR)         Hex Address: 0x0000         92           Table 75: IAPD Buffer 0 Control Register (LAPDBCR)         Hex Address: 0x0000         92           Table 75: IAPD Buffer 0 Control Register (IAP			
Table 65:         Revision ID Register (REVID)         Hex Address: Vo0301 to X0317         Totalo 66:           Table 66:         Transmit User Code Register 0-23 (TUCR 0-23)         Hex Address: Vo0301 to X0337         81           Table 68:         Transmit Signaling Control Register 0-23 (RUCR 0-23)         Hex Address: Vo0301 to X0337         82           Table 71:         Receive Channel Control Register 0-23 (RUCR 0-23)         Hex Address: Vo0304 to X0337         86           Table 71:         Receive Signaling Control Register 0-23 (RUCR 0-23)         Hex Address: Vo0304 to X0337         86           Table 72:         Receive Signaling Array Register 0-23 (RUCR 0-23)         Hex Address: Vo0304 to X0337         87           Table 72:         Receive Signaling Array Register 0-23 (RUCR 0-23)         Hex Address: Vo0300 to X0317         90           Table 73:         FADE Duffer 1 Control Register (LAPDBCR)         Hex Address: V0000 to X0517         90           Table 75:         FADE ND WR receive Line Code Volation Counter LSB (RLCVCU)         Hex Address: V0000 to X0317         90           Table 75:         FADN Receive Enc Code Volation Counter LSB (RLCVCU)         Hex Address: V00002         93           Table 75:         FADN Receive Enc Code Volation Counter LSB (REAECU)         Hex Address: V00002         93           Table 75:         FADN Receive Enc Code Volation Counter LSB (REAECU)			
Table 66:: Transmit User Code Register 0-23 (TUCR 0-23)         Hex Address: 0x0300 to 0x037         .81           Table 67:: Transmit User Code Register 0-23 (TUCR 0-23)         Hex Address: 0x0302 to 0x037         .82           Table 68:: Transmit User Code Register 0-23 (TSCR 0-23)         Hex Address: 0x030 to 0x037         .82           Table 68:: Transmit User Code Register 0-23 (RUCR 0-23)         Hex Address: 0x030 to 0x037         .86           Table 71:: Receive Substitution Signaling Recipca (RSCR 0-23)         Hex Address: 0x030 to 0x037         .86           Table 72:: Receive Substitution Signaling Recipca (RSCR 0-23)         Hex Address: 0x030 to 0x037         .89           Table 73:: Receive Signaling Array Register 0 a 23 (RSCR 0-23)         Hex Address: 0x000 to 0x037         .90           Table 75:: LAPD Buffor C Control Register (LAPDBCR)         Hex Address: 0x000 to 0x037         .90           Table 75:: LAPD Buffor C Control Register (LAPDBCR)         Hex Address: 0x000 to 0x037         .92           Table 75:: PMON Receive Line Code Volation Counter MSB (RLCVCL)         Hex Address: 0x0901         .92           Table 76:: PMON Receive Line Code Volation Counter MSB (RELCVCL)         Hex Address: 0x0901         .92           Table 76:: PMON Receive CAC B ETERT COUNTER - LSB (RSBECL)         Hex Address: 0x0904         .94           Table 81:: PMON Receive CAC B ETERT Counter - LSB (RSBEECL)         Hex Address: 0x0904         .96<	Table 64:: Device ID Register (DEVID)	Hex Address: 0x01FE	78
Table 67:         Transmit Synamics Control Register 0-23 (TUCR 0-23)         Hex Address: 0x0320 to 0x0337         .81           Table 68:         Transmit Synamics Control Register 0-23 (TSCR 0-23)         Hex Address: 0x0360 to 0x0377         .82           Table 69::         Receive Channel Control Register 0-23 (RSCR 0-23)         Hex Address: 0x0380 to 0x0397         .86           Table 71::         Receive Signaling Control Register 0-23 (RSCR 0-23)         Hex Address: 0x03A0 to 0x0377         .89           Table 72::         Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x03A0 to 0x0377         .89           Table 72::         Receive Signaling Array Register 0-23 (RSCR 0-23)         Hex Address: 0x03A0 to 0x0377         .90           Table 72::         APD Buffer 1 Control Register (LAPDECR)         Hex Address: 0x0300 to 0x0517         .90           Table 72::         APD Buffer 1 Control Register (LAPDECR)         Hex Address: 0x0300 to 0x0517         .90           Table 72::         APD Buffer 1 Control Register (LAPDECR)         Hex Address: 0x0300 to 0x0517         .92           Table 72::         APD Buffer 1 Control Register (LAPDECR)         Hex Address: 0x0300         .92           Table 72::         APD Receive Faming Alignment Bit Error Counter LSB (RELCU)         Hex Address: 0x0300         .93           Table 82::         FMON Receive Eror Gounter - MSB (RSBECU)	Table 65:: Revision ID Register (REVID)	Hex Address: 0x01FF	78
Table 68:: Transmit Signaling Control Register 0-23 (TSCR 0-23)         Hex Address: 0x0340 to 0x0357         .62           Table 57:: Receive Channel Control Register 0-23 (RCC 0-23)         Hex Address: 0x0360 to 0x0377         .64           Table 77:: Receive Signaling Control Register 0-23 (RCC 0-23)         Hex Address: 0x0360 to 0x0397         .66           Table 77:: Receive Substitution Signaling Register 0-23 (RCCR 0-23)         Hex Address: 0x0360 to 0x0397         .67           Table 77:: RDP Duffer 0 Control Register (LAPDBCR1)         Hex Address: 0x0500 to 0x0517         .90           Table 77:: PMON Receive Line Code Violation Counter MSB (RFACU)         Hex Address: 0x0600         .91           Table 75:: LAPD Buffer 1 Control Register (LAPDBCR1)         Hex Address: 0x0600         .92           Table 75:: PMON Receive Line Code Violation Counter MSB (RFACU)         Hex Address: 0x0901         .92           Table 77:: PMON Receive Screently Errored Frame Counter (RSEFC)         Hex Address: 0x0903         .93           Table 81:: PMON Receive CPC Bit Error Counter - LSB (RSBBECU)         Hex Address: 0x0906         .95           Table 82:: PMON Receive CPC Bit Error Counter - LSB (RSBBECU)         Hex Address: 0x0906         .96           Table 82:: PMON Receive CPC Bit Error Counter - LSB (RSBBECU)         Hex Address: 0x0906         .96           Table 82:: PMON Receive CPC Bit Error Counter - LSB (RSBBECU)         Hex Address: 0x0906	Table 66:: Transmit Channel Control Register 0-23 (TCCR 0-23)	Hex Address: 0x0300 to 0x0317	79
Table 69: Receive Channel Control Register 0-23 (RCCR 0-23)         Hex Address: 0x0380 to 0x0377	Table 67:: Transmit User Code Register 0-23 (TUCR 0-23)	Hex Address: 0x0320 to 0x0337	81
Table 70:         Receive Signaling Control Register 0-23 (RUCR 0-23)         Hex Address: 0x030A to 0x0397	Table 68:: Transmit Signaling Control Register 0-23 (TSCR 0-23)	Hex Address: 0x0340 to 0x0357	82
Table 71:: Receive Signaling Control Register 0-23 (RSCR 0-23)Hex Address: 0x03A0 to 0x03B767Table 72:: Receive Signaling Array Register 0 to 23 (RSAR 0-23)Hex Address: 0x03C0 to 0x03D789Table 73:: Receive Signaling Array Register (LAPDBCRI)Hex Address: 0x0500 to 0x050790Table 75:: LPAD Butter 1 Control Register (LAPDBCRI)Hex Address: 0x05000x070091Table 75:: LPAD Butter 1 Control Register (LAPDBCRI)Hex Address: 0x060092Table 77:: PMON Receive Line Code Violation Counter LSB (RLCVCL)Hex Address: 0x090092Table 77:: PMON Receive Framing Alignment Bit Error Counter LSB (RLCVCL)Hex Address: 0x090093Table 80:: PMON Receive Framing Alignment Bit Error Counter LSB (RFAECL)Hex Address: 0x090493Table 81:: PMON Receive Severaly Errored Frame Counter (RSEFC)Hex Address: 0x090494Table 82:: PMON Receive Severaly Errored Frame Counter LSB (RSBECL)Hex Address: 0x090496Table 83:: PMON Receive Sol Frame Counter - MSB (RSBEECL)Hex Address: 0x090595Table 83:: PMON Receive Cos dF Frame Counter (RCFAC)Hex Address: 0x090696Table 84:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090096Table 85:: PMON Receive Change of Frame Alignment Counter (LFCSC)Hex Address: 0x090097Table 85:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSC1)Hex Address: 0x090097Table 85:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC2)Hex Address: 0x090097Table 91:: Excessive Zor Violation Counter HSB (EZVCL)Hex Address: 0x0	Table 69:: Receive Channel Control Register 0-23 (RCCR 0-23)	Hex Address: 0x0360 to 0x0377	84
Table 72:: Receive Substitution Signaling Register 0.23 (RSSR 0-23)Hex Address: 0x0500 to 0x0517	Table 70:: Receive User Code Register 0-23 (RUCR 0-23)	Hex Address: 0x0380 to 0x0397	86
Table 73:: Receive Signaling Aray Register (1APDBCR0)Hex Address: 0x0500 to 0x051790Table 74:: LAPD Buffer 1 Control Register (LAPDBCR0)Hex Address: 0x070091Table 75:: PMON Receive Line Code Violation Counter MSB (RLCVCU)Hex Address: 0x090092Table 77:: PMON Receive Line Code Violation Counter LSB (RLCVCL)Hex Address: 0x090192Table 77:: PMON Receive Framing Alignment Bit Error Counter LSB (REACU)Hex Address: 0x090293Table 77: PMON Receive Framing Alignment Bit Error Counter LSB (RFAECU)Hex Address: 0x090494Table 81:: PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECU)Hex Address: 0x090494Table 82:: PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECU)Hex Address: 0x090695Table 83:: PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECU)Hex Address: 0x090696Table 83:: PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECU)Hex Address: 0x090696Table 85:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090696Table 85:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090097Table 85:: PMS BIT Error Counter LSB (PBECU)Hex Address: 0x090097Table 80:: PRS BIT Error Counter LSB (PECU)Hex Address: 0x090097Table 80:: PRS BIT Error Counter LSB (EZVCU)Hex Address: 0x090098Table 90:: Transmit Silp Counter (MSC (EVCU)Hex Address: 0x090097Table 80:: PRS BIT Error Counter LSB (EZVCU)Hex Address: 0x090098Table 91:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address	Table 71:: Receive Signaling Control Register 0-23 (RSCR 0-23)	Hex Address: 0x03A0 to 0x03B7	87
Table 74:: LAPD Buffer 1 Control Register (LAPDBCR0)       Hex Address: 0x0000       91         Table 75:: LAPD Buffer 1 Control Register (LAPDBCR1)       Hex Address: 0x0700       91         Table 75:: PMON Receive Line Code Violation Counter MSB (RLCVCU)       Hex Address: 0x0900       92         Table 75:: PMON Receive Line Code Violation Counter LSB (RFAECU)       Hex Address: 0x0901       92         Table 77:: PMON Receive Framing Alignment Bit Error Counter LSB (RFAECU)       Hex Address: 0x0904       93         Table 81:: PMON Receive Severely Errore Grame Counter (NSECC)       Hex Address: 0x0904       94         Table 81:: PMON Receive CRC-6 BIT Error Counter - MSB (RSBBECU)       Hex Address: 0x0906       95         Table 82:: PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECL)       Hex Address: 0x0906       95         Table 83:: PMON Receive CAPang of Frame Counter (RLCC)       Hex Address: 0x0906       96         Table 84:: PMON Receive Loss of Frame Counter (RLCC)       Hex Address: 0x0900       97         Table 85:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)       Hex Address: 0x0900       97         Table 80:: PMON LAPD2 Frame Check Sequence Error Counter 1 (LFCSEC2)       Hex Address: 0x0900       97         Table 80:: Transmit Sig Counter (TSC)       Hex Address: 0x0900       97         Table 80:: Transmit Sig Counter (MSB (EZVCU)       Hex Address: 0x0900       98 <td>Table 72:: Receive Substitution Signaling Register 0-23 (RSSR 0-23</td> <td>Hex Address: 0x03C0 to 0x03D7</td> <td> 89</td>	Table 72:: Receive Substitution Signaling Register 0-23 (RSSR 0-23	Hex Address: 0x03C0 to 0x03D7	89
Table 75:: LAPD Buffer 1 Control Register (LAPDBCR1)Hex Address: 0x00091Table 75:: PMON Receive Line Code Violation Counter MSB (RLCVCL)Hex Address: 0x090092Table 77:: PMON Receive Framing Alignment Bit Error Counter LSB (RFAECU)Hex Address: 0x090293Table 78:: PMON Receive Framing Alignment Bit Error Counter LSB (RFAECU)Hex Address: 0x090393Table 80:: PMON Receive Severely Errored Frame Counter (RSEFC)Hex Address: 0x090494Table 81:: PMON Receive Severely Errored Frame Counter (RSEFC)Hex Address: 0x090595Table 83:: PMON Receive CRC-6 Bit Error Counter - LSB (RSBBECL)Hex Address: 0x090996Table 83:: PMON Receive CRC-6 Bit Error Counter (RLFC)Hex Address: 0x090996Table 84:: PMON Receive Closs of Frame Counter (RLFC)Hex Address: 0x090097Table 85:: PMON Receive Closs of Frame Counter (RLFC)Hex Address: 0x090097Table 85:: PMON Receive Closs of Frame Counter (RLFC)Hex Address: 0x090097Table 85:: PMON Receive Closs of Frame Close Error Counter 1 (LFCSEC1)Hex Address: 0x090097Table 86:: PRSB Bit Error Counter LSB (PEECU)Hex Address: 0x090198Table 90:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x090198Table 91:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x091098Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x09299Table 93:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x0800100Table 95:: Block Interrupt Status Registe	Table 73:: Receive Signaling Array Register 0 to 23 (RSAR 0-23)	Hex Address: 0x0500 to 0x0517	90
Table 76: PMON Receive Line Code Violation Counter MSB (RLCVCL)Hex Address: 0x09092Table 77: PMON Receive Framing Alignment Bit Error Counter MSB (RFAECU)Hex Address: 0x090293Table 79: PMON Receive Framing Alignment Bit Error Counter MSB (RFAECL)Hex Address: 0x090494Table 81: PMON Receive CRC-6 Bit Error Counter - MSB (RSBBECU)Hex Address: 0x090494Table 82: PMON Receive Screept Error Counter - LSB (RSBBECL)Hex Address: 0x090496Table 83: PMON Receive Sip Counter (RSC)Hex Address: 0x090496Table 83: PMON Receive CRC-6 Bit Error Counter - LSB (RSBBECL)Hex Address: 0x090496Table 84: PMON Receive Loss of Frame Counter (RLFC)Hex Address: 0x090096Table 85: PMON LaPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090097Table 85: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090097Table 86: PMS LLETOR Counter MSB (PBECU)Hex Address: 0x090F98Table 89: Transmi Sip Counter (TSC)Hex Address: 0x090F98Table 90: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x090F98Table 92: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC2)Hex Address: 0x090F98Table 92: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC2)Hex Address: 0x090F98Table 92: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x090F98Table 92: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x090F98Table 92: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0	Table 74:: LAPD Buffer 0 Control Register (LAPDBCR0)	Hex Address: 0x0600	91
Table 77: PMON Receive Line Code Violation Counter LSB (RLCVCL)Hex Address: 0x090192Table 78: PMON Receive Framing Alignment Bit Error Counter MSB (RFAECU)Hex Address: 0x090293Table 80: PMON Receive Severely Errored Frame Counter (RSEFC)Hex Address: 0x090394Table 81: PMON Receive CRC-6 Bit Error Counter - NSB (RSBBECU)Hex Address: 0x090595Table 82: PMON Receive CRC-6 Bit Error Counter - NSB (RSBBECL)Hex Address: 0x090695Table 83: PMON Receive CRC-6 Bit Error Counter - NSB (RSBBECL)Hex Address: 0x090695Table 84: PMON Receive Loss of Frame Counter (REC)Hex Address: 0x090096Table 85: PMON Receive Change of Frame Alignment Counter (RECC)Hex Address: 0x090096Table 85: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090097Table 86: PRS Bit Error Counter LSB (PBECU)Hex Address: 0x090097Table 86: PRS Bit Error Counter LSB (PECU)Hex Address: 0x090097Table 81: Error Counter LSB (PECU)Hex Address: 0x090198Table 92: PMON LAPD1 Status Register (BER)Hex Address: 0x091198Table 93: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091198Table 93: Dock Interrupt Status Register (BISR)Hex Address: 0x0802100Table 95:: Block Interrupt Status Register (AEISR)Hex Address: 0x0802100Table 95:: Block Interrupt Enable Register (AEISR)Hex Address: 0x0802104Table 95:: Sip Buffer Interrupt Status Register (REISR)Hex Address: 0x0806115Table 96:	Table 75:: LAPD Buffer 1 Control Register (LAPDBCR1)	Hex Address: 0x0700	91
Table 78:PMON Receive Framing Alignment Bit Error Counter MSB (RFAECU)Hex Address: 0x090293Table 80:PMON Receive Severely Errored Frame Counter (RSEFC)Hex Address: 0x090393Table 81:PMON Receive CRC-6 BIT Error Counter - MSB (RSBBECU)Hex Address: 0x090595Table 82:PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECU)Hex Address: 0x090695Table 83:PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECU)Hex Address: 0x090695Table 84:PMON Receive Charge of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 85:PMON Receive Charge of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 85:PMON Receive Charge of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 86:PMON Receive Charge of Frame Alignment Counter (RCFAC)Hex Address: 0x090097Table 86:FRAS Bit Error Counter MSB (PBECU)Hex Address: 0x090097Table 89:Transmit Slip Counter (TSC)Hex Address: 0x090798Table 91:Excessive Zero Violation Counter MSB (EZVCL)Hex Address: 0x091198Table 92:PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x090199Table 93:Block Interrupt Status Register (BISR)Hex Address: 0x0B00100Table 93:Hand & Error Interrupt Enable Register (AEISR)Hex Address: 0x0B03106Table 93:Framer Interrupt Enable Register (REISR)Hex Address: 0x0B05110Table 93:Framer Interrupt Enable Register (REISR	Table 76:: PMON Receive Line Code Violation Counter MSB (RLCV	CU) Hex Address: 0x0900	92
Table 78:PMON Receive Framing Alignment Bit Error Counter MSB (RFAECU)Hex Address: 0x090293Table 80:PMON Receive Severely Errored Frame Counter (RSEFC)Hex Address: 0x090393Table 81:PMON Receive CRC-6 BIT Error Counter - MSB (RSBBECU)Hex Address: 0x090595Table 82:PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECU)Hex Address: 0x090695Table 83:PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECU)Hex Address: 0x090695Table 84:PMON Receive Charge of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 85:PMON Receive Charge of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 85:PMON Receive Charge of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 86:PMON Receive Charge of Frame Alignment Counter (RCFAC)Hex Address: 0x090097Table 86:FRAS Bit Error Counter MSB (PBECU)Hex Address: 0x090097Table 89:Transmit Slip Counter (TSC)Hex Address: 0x090798Table 91:Excessive Zero Violation Counter MSB (EZVCL)Hex Address: 0x091198Table 92:PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x090199Table 93:Block Interrupt Status Register (BISR)Hex Address: 0x0B00100Table 93:Hand & Error Interrupt Enable Register (AEISR)Hex Address: 0x0B03106Table 93:Framer Interrupt Enable Register (REISR)Hex Address: 0x0B05110Table 93:Framer Interrupt Enable Register (REISR	Table 77:: PMON Receive Line Code Violation Counter LSB (RLCV	CL) Hex Address: 0x0901	92
Table 80:: PMON Receive Severely Errore Counter (RSEFC)Hex Address: 0x090494Table 81:: PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECL)Hex Address: 0x090595Table 83:: PMON Receive Slip Counter (RSC)Hex Address: 0x090996Table 83:: PMON Receive Slip Counter (RSC)Hex Address: 0x090496Table 84:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 85:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 86:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090C97Table 88:: Transmit Slip Counter (TSC)Hex Address: 0x090F98Table 89:: Transmit Slip Counter (TSC)Hex Address: 0x091C98Table 99:: Excessive Zero Violation Counter MSB (EZVCL)Hex Address: 0x09198Table 91:: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x09198Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x09199Table 95:: Block Interrupt Status Register (BER)Hex Address: 0x0801102Table 95:: Block Interrupt Enable Register (AEISR)Hex Address: 0x0803106Table 98:: Framer Interrupt Status Register (AEISR)Hex Address: 0x0804107Table 98:: Slip Buffer Interrupt Status Register (FISR)Hex Address: 0x0806111Table 91:: Status Register 10LSR1)Hex Address: 0x0806111Table 101:: Data Link Interrupt Enable Register (REISR)Hex Address: 0x0806113Table 102: Slip Buffer Interrupt Enable Register (REIS	Table 78:: PMON Receive Framing Alignment Bit Error Counter MSI	B (RFAECU) Hex Address: 0x0902	93
Table 80:: PMON Receive Severely Errore Counter (RSEFC)Hex Address: 0x090494Table 81:: PMON Receive CRC-6 BIT Error Counter - LSB (RSBBECL)Hex Address: 0x090595Table 83:: PMON Receive Slip Counter (RSC)Hex Address: 0x090996Table 83:: PMON Receive Slip Counter (RSC)Hex Address: 0x090496Table 84:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 85:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090496Table 86:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090C97Table 88:: Transmit Slip Counter (TSC)Hex Address: 0x090F98Table 89:: Transmit Slip Counter (TSC)Hex Address: 0x091C98Table 99:: Excessive Zero Violation Counter MSB (EZVCL)Hex Address: 0x09198Table 91:: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x09198Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x09199Table 95:: Block Interrupt Status Register (BER)Hex Address: 0x0801102Table 95:: Block Interrupt Enable Register (AEISR)Hex Address: 0x0803106Table 98:: Framer Interrupt Status Register (AEISR)Hex Address: 0x0804107Table 98:: Slip Buffer Interrupt Status Register (FISR)Hex Address: 0x0806111Table 91:: Status Register 10LSR1)Hex Address: 0x0806111Table 101:: Data Link Interrupt Enable Register (REISR)Hex Address: 0x0806113Table 102: Slip Buffer Interrupt Enable Register (REIS			
Table 81:: PMON Receive CRC-6 Bit Error Counter - LSB (RSBBECL)Hex Address: 0x090595Table 82:: PMON Receive CRC-6 Bit Error Counter - LSB (RSBBECL)Hex Address: 0x090996Table 83:: PMON Receive Loss of Frame Counter (REC)Hex Address: 0x090096Table 85:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090096Table 85:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090097Table 86:: PRBS Bit Error Counter LSB (PBECU)Hex Address: 0x090097Table 88:: PRBS Bit Error Counter LSB (PBECU)Hex Address: 0x090097Table 89:: Transmit Sip Counter (TSC)Hex Address: 0x090098Table 90:: Excessive Zero Violation Counter LSB (EZVCU)Hex Address: 0x091098Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC2)Hex Address: 0x090198Table 93:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x0800100Table 95:: Block Interrupt Status Register (BER)Hex Address: 0x0801102Table 96:: Alarm & Error Interrupt Enable Register (AEISR)Hex Address: 0x0802104Table 98:: Framer Interrupt Status Register (FISR)Hex Address: 0x0802104Table 98:: Framer Interrupt Status Register (ICER)Hex Address: 0x0806110Table 98:: Framer Interrupt Status Register (ICER)Hex Address: 0x0806110Table 98:: Framer Interrupt Status Register (RER)Hex Address: 0x0806111Table 101:: Data Link Interrupt Enable Register (SISR)Hex Address: 0x0806111Table 102		· · · · · · · · · · · · · · · · · · ·	94
Table 82:: PMON Receive CR-6 Bit Error Counter - LSB (RSBBECL)Hex Address: 0x090695Table 83:: PMON Receive Sip Counter (RSC)Hex Address: 0x090996Table 84:: PMON Receive Loss of Frame Alignment Counter (RCFAC)Hex Address: 0x090896Table 85:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090097Table 86:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090C97Table 87:: PRBS Bit Error Counter MSB (PBECL)Hex Address: 0x090F98Table 89:: Transmit Slip Counter (TSC)Hex Address: 0x090F98Table 91:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x091C99Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091C99Table 93:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x091C99Table 94:: Block Interrupt Status Register (BISR)Hex Address: 0x0801100Table 95:: Block Interrupt Enable Register (BISR)Hex Address: 0x0802104Table 97:: Alarm & Error Interrupt Status Register (AEISR)Hex Address: 0x0803106Table 98:: Framer Interrupt Enable Register (FISR)Hex Address: 0x0803106Table 99:: Fiamer Interrupt Enable Register (SBISR)Hex Address: 0x0804117Table 100:: Data Link Interrupt Enable Register (SBISR)Hex Address: 0x0806111Table 101:: Data Link Interrupt Enable Register (SBISR)Hex Address: 0x0806115Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0806118Table 103::			95
Table 83:: PMON Receive Slip Counter (RSC)Hex Address: 0x090996Table 84:: PMON Receive Loss of Frame Counter (RLFC)Hex Address: 0x090A96Table 85:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090B96Table 86:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090D97Table 87:: PRBS Bit Error Counter LSB (PBECU)Hex Address: 0x090E97Table 88:: Transmit Slip Counter (TSC)Hex Address: 0x090E97Table 89:: Transmit Slip Counter (TSC)Hex Address: 0x090F98Table 90:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x091C99Table 91:: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x091C99Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x090C90Table 93:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x0800100Table 94:: Block Interrupt Status Register (BISR)Hex Address: 0x0801102Table 95:: Alarm & Error Interrupt Status Register (AEIER)Hex Address: 0x0803106Table 99:: Framer Interrupt Status Register (FISR)Hex Address: 0x0804107Table 99:: Framer Interrupt Status Register (IDLSR1)Hex Address: 0x0806111Table 100:: Data Link Status Register 1 (DLSR1)Hex Address: 0x0806111Table 101:: Data Link Interrupt Enable Register (SBISR)Hex Address: 0x0806111Table 102:: Slip Buffer Interrupt Status Register (SBISR)Hex Address: 0x0806112Table 103:: Slip Buffer Interrupt		-	95
Table 84:: PMON Receive Loss of Frame Counter (RLFC)Hex Address: 0x090A96Table 85:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090C97Table 86:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090C97Table 88:: PRBS Bit Error Counter LSB (PBECL)Hex Address: 0x090C97Table 89:: Transmi Sig Counter (TSC)Hex Address: 0x090C97Table 90:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x090F98Table 91:: Excessive Zero Violation Counter LSB (EZVCU)Hex Address: 0x091198Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091198Table 92:: Block Interrupt Status Register (BISR)Hex Address: 0x090C100Table 95:: Alarm & Error Interrupt Enable Register (AEISR)Hex Address: 0x0801102Table 97:: Alarm & Error Interrupt Enable Register (AEISR)Hex Address: 0x0803106Table 97:: Alarm & Error Interrupt Enable Register (FISR)Hex Address: 0x0804107Table 99:: Framer Interrupt Enable Register (DLER1)Hex Address: 0x0804107Table 100:: Data Link Interrupt Enable Register (SISR)Hex Address: 0x0804111Table 101:: Slip Buffer Interrupt Enable Register (SISR)Hex Address: 0x08071113Table 102:: Slip Buffer Interrupt Enable Register (SISR)Hex Address: 0x08071113Table 103:: Slip Buffer Interrupt Enable Register (SISR)Hex Address: 0x0806111Table 103:: Slip Buffer Interrupt Enable Register (SISR)Hex Address: 0x0806122<		,	
Table 85:: PMON Receive Change of Frame Alignment Counter (RCFAC)Hex Address: 0x090B96Table 86:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090D97Table 87:: PRBS Bit Error Counter MSB (PBECU)Hex Address: 0x090D97Table 89:: Transmit Slip Counter (TSC)Hex Address: 0x090D98Table 90:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x091098Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091198Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x0900100Table 95:: Block Interrupt Status Register (BISR)Hex Address: 0x0B01100Table 95:: Block Interrupt Enable Register (AEISR)Hex Address: 0x0B01100Table 96:: Alarm & Error Interrupt Enable Register (FISR)Hex Address: 0x0B03104Table 99:: Framer Interrupt Enable Register (FISR)Hex Address: 0x0B04107Table 99:: Framer Interrupt Enable Register (FISR)Hex Address: 0x0B05100Table 101:: Data Link Interrupt Enable Register (SBISR)Hex Address: 0x0B06111Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B06111Table 103:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B06111Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B06122Table 105:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B06121Table 106:: SST Status Register for LAPD1 (SSTSR1)Hex Address: 0x			
Table 86:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)Hex Address: 0x090C97Table 87:: PRBS Bit Error Counter MSB (PBECL)Hex Address: 0x090F97Table 89:: Transmit Slip Counter (TSC)Hex Address: 0x090F98Table 90:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x091198Table 91:: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x091198Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091198Table 92:: Block Interrupt Status Register (BISR)Hex Address: 0x090C99Table 94:: Block Interrupt Enable Register (BISR)Hex Address: 0x0801100Table 95:: Alarm & Error Interrupt Status Register (AEISR)Hex Address: 0x0801102Table 97:: Alarm & Error Interrupt Enable Register (AEISR)Hex Address: 0x0802104Table 97:: Alarm & Error Interrupt Enable Register (FIER)Hex Address: 0x0803106Table 98:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0807113Table 101:: Data Link Interrupt Enable Register 1 (DLER1)Hex Address: 0x0807113Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0804120Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0804120Table 105:: SST Enable Register (LAPD1 (SSTSR1)Hex Address: 0x0806112Table 106:: SST Status Register 1 (DLSR1)Hex Address: 0x0806122Table 101:: RatLos/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0806122Table 105::		(FAC) Hex Address: 0x090B	96
Table 87:: PRBS Bit Error Counter MSB (PBECU)Hex Address: 0x090D97Table 88:: PRBS Bit Error Counter LSB (PBECL)Hex Address: 0x090F97Table 89:: Transmit Sip Counter (TSC)Hex Address: 0x090F98Table 90:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x091098Table 91:: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x091198Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091099Table 93:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x0900100Table 94:: Block Interrupt Status Register (BISR)Hex Address: 0x0B01102Table 95:: Block Interrupt Enable Register (BISR)Hex Address: 0x0B01102Table 97:: Alarm & Error Interrupt Enable Register (AEISR)Hex Address: 0x0B03106Table 98:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0B04107Table 99:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0B05109Table 101:: Data Link Interrupt Enable Register (SBISR)Hex Address: 0x0B06111Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B04120Table 103:: Slip Buffer Interrupt Enable Register (RLCIR)Hex Address: 0x0B06121Table 104:: Receive Loopback Code Interrupt Enable Register (RLCIR)Hex Address: 0x0B06121Table 105:: Receive Loopback Code Interrupt Enable Register (RLCIR)Hex Address: 0x0B06122Table 105:: Receive Loopback Code Interrupt Enable Register (RLCIR)Hex Address: 0x0B16122<			
Table 88:: PRBS Bit Error Counter LSB (PBECL)Hex Address: 0x090E97Table 80:: Transmit Slip Counter (TSC)Hex Address: 0x090F98Table 90:: Excessive Zero Violation Counter LSB (EZVCU)Hex Address: 0x091098Table 91:: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x091C99Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091C99Table 93:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x090C99Table 95:: Block Interrupt Status Register (BISR)Hex Address: 0x0800100Table 95:: Alarm & Error Interrupt Enable Register (AEISR)Hex Address: 0x0801102Table 96:: Alarm & Error Interrupt Enable Register (FISR)Hex Address: 0x0803106Table 99:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0806111Table 100:: Data Link Status Register (IDLSR1)Hex Address: 0x0806111Table 101:: Data Link Interrupt Enable Register (SBISR)Hex Address: 0x0806111Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0806111Table 103:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0806121Table 104:: Receive Loopback Code Interrupt Enable Register (RLCISR)Hex Address: 0x0806121Table 105:: Receive Loopback Code Interrupt Enable Register (RLCISR)Hex Address: 0x0806122Table 106:: Excessive Zero Enable Register (EXZSR)Hex Address: 0x0806122Table 107:: Excessive Zero Enable Register (RLCISR)Hex Address: 0x0806122<		-	
Table 89:: Transmit Slip Counter (TSC)Hex Address: 0x090F98Table 90:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x091098Table 91:: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x091198Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091C99Table 92:: Block Interrupt Status Register (BISR)Hex Address: 0x0800100Table 95:: Block Interrupt Enable Register (BISR)Hex Address: 0x0801102Table 95:: Block Interrupt Status Register (AEISR)Hex Address: 0x0801102Table 95:: Alarm & Error Interrupt Enable Register (AEISR)Hex Address: 0x0803106Table 98:: Framer Interrupt Status Register (FISR)Hex Address: 0x0804107Table 99:: Framer Interrupt Status Register (FISR)Hex Address: 0x0805109Table 101:: Data Link Interrupt Enable Register (SISR)Hex Address: 0x0806111Table 102:: Slip Buffer Interrupt Enable Register (SISR)Hex Address: 0x0806115Table 103:: Slip Buffer Interrupt Status Register (SISR)Hex Address: 0x0806120Table 104:: Receive Loopback Code Interrupt Enable Register (RLCISR)Hex Address: 0x0806122Table 105:: Receive Loopback Code Interrupt Enable Register (RLCISR)Hex Address: 0x0807122Table 106:: Excessive Zero Status Register (FXZSR)Hex Address: 0x0807122Table 107:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0811123Table 109:: SS7 Enable Register for LAPD1 (SS7R1)Hex Address: 0x0811123Table 101::			
Table 90:: Excessive Zero Violation Counter MSB (EZVCU)Hex Address: 0x091098Table 91:: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x091198Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091099Table 93:: Block Interrupt Status Register (BISR)Hex Address: 0x0900100Table 95:: Block Interrupt Status Register (BIR)Hex Address: 0x0B00100Table 95:: Block Interrupt Status Register (BISR)Hex Address: 0x0B01102Table 95:: Alarm & Error Interrupt Status Register (AEISR)Hex Address: 0x0B03104Table 97:: Alarm & Error Interrupt Enable Register (AEISR)Hex Address: 0x0B03106Table 98:: Framer Interrupt Enable Register (FISR)Hex Address: 0x0B03107Table 99:: Framer Interrupt Enable Register (DLSR1)Hex Address: 0x0B05109Table 101:: Data Link Interrupt Enable Register (DLSR1)Hex Address: 0x0B06111Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B07113Table 103:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B08115Table 104:: Receive Loopback Code Interrupt Enable Register (RLCISR)Hex Address: 0x0B08121Table 105:: Receive Loopback Code Interrupt Enable Register (RLCISR)Hex Address: 0x0B07122Table 105:: SST Status Register of LAPD1 (SSTR1)Hex Address: 0x0B07123Table 107:: Excessive Zero Enable Register (RLCISR)Hex Address: 0x0B11123Table 107:: Excessive Zero Enable Register (RLCISR)Hex Address: 0x0B11123<			
Table 91:: Excessive Zero Violation Counter LSB (EZVCL)Hex Address: 0x091198Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091C99Table 93:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x092C99Table 94:: Block Interrupt Status Register (BISR)Hex Address: 0x0800100Table 95:: Block Interrupt Enable Register (BER)Hex Address: 0x0801102Table 95:: Alarm & Error Interrupt Status Register (AEISR)Hex Address: 0x0801102Table 96:: Ararm & Error Interrupt Enable Register (AEISR)Hex Address: 0x0803106Table 99:: Framer Interrupt Enable Register (FISR)Hex Address: 0x0805109Table 100:: Data Link Status Register 1 (DLSR1)Hex Address: 0x0805109Table 101:: Data Link Interrupt Enable Register (SBISR)Hex Address: 0x0806111Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0804115Table 103:: Slip Buffer Interrupt Enable Register (SEISR)Hex Address: 0x0804120Table 105:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0806111Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0807122Table 107:: Excessive Zero Status Register (LSISR)Hex Address: 0x0807123Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0807123Table 109:: SS7 Enable Register for LAPD1 (SS7SR2)Hex Address: 0x0811123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0813124 <td></td> <td></td> <td></td>			
Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)Hex Address: 0x091C99Table 93:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x092C99Table 94:: Block Interrupt Status Register (BISR)Hex Address: 0x0800100Table 95:: Block Interrupt Enable Register (BER)Hex Address: 0x0B01102Table 95:: Alarm & Error Interrupt Status Register (AEISR)Hex Address: 0x0B01102Table 97:: Alarm & Error Interrupt Enable Register (FISR)Hex Address: 0x0B03106Table 98:: Frame Interrupt Enable Register (FIER)Hex Address: 0x0B05109Table 100:: Data Link Status Register (IDLSR1)Hex Address: 0x0B05109Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B06111Table 103:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B06111Table 105:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B06118Table 105:: SST Status Register for LAPD1 (SSTSR1)Hex Address: 0x0B06122Table 106:: SST Status Register for LAPD1 (SSTSR1)Hex Address: 0x0B11123Table 101:: RatLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Enable Register (2DLSR2)Hex Address: 0x0B11123Table 111:: Ratu Satus Register for LAPD1 (SSTSR2)Hex Address: 0x0B11123Table 111:: Ratu Satus Register for LAPD1 (SSTSR2)Hex Address: 0x0B12124Table 111:: Ratu Satus Register for LAPD2 (SSTSR2)Hex Address: 0x0B13124 <tr<< td=""><td></td><td></td><td></td></tr<<>			
Table 93:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)Hex Address: 0x092C99Table 94:: Block Interrupt Status Register (BISR)Hex Address: 0x0800100Table 95:: Block Interrupt Enable Register (BIER)Hex Address: 0x0801102Table 95:: Alarm & Error Interrupt Status Register (AEISR)Hex Address: 0x0803106Table 97:: Alarm & Error Interrupt Enable Register (FISR)Hex Address: 0x0803106Table 99:: Framer Interrupt Status Register (FISR)Hex Address: 0x0805109Table 99:: Framer Interrupt Enable Register 1 (DLSR1)Hex Address: 0x0806111Table 101:: Data Link Status Register 1 (DLIER1)Hex Address: 0x0806111Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0804107Table 103:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0806115Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0804120Table 105:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0806121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0807122Table 106:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0811123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0811123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0811123Table 111:: RxLOS/CRC Interrupt Enable Register 2 (DLSR2)Hex Address: 0x0811123Table 111:: RxLOS/CRC Interrupt Enable Register 2 (DLSR2)Hex Address: 0x0811<			
Table 94:: Block Interrupt Status Register (BISR)Hex Address: 0x0B00100Table 95:: Block Interrupt Enable Register (BIER)Hex Address: 0x0B01102Table 96:: Alarm & Error Interrupt Status Register (AEISR)Hex Address: 0x0B02104Table 97:: Alarm & Error Interrupt Enable Register (FISR)Hex Address: 0x0B03106Table 98:: Framer Interrupt Status Register (FIER)Hex Address: 0x0B04107Table 99:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0B06111Table 101:: Data Link Status Register 1 (DLSR1)Hex Address: 0x0B06111Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B06111Table 103:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B08115Table 104:: Receive Loopback Code Interrupt Enable Register (RLCISR)Hex Address: 0x0B08112Table 105:: Receive Loopback Code Interrupt Enable Register (RLCISR)Hex Address: 0x0B07122Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B0F122Table 107:: ST Enable Register for LAPD1 (SSTR1)Hex Address: 0x0B0F122Table 108:: SST Status Register for LAPD1 (SSTR1)Hex Address: 0x0B07123Table 110:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Enable Register 2 (DLIR2)Hex Address: 0x0B11123Table 111:: SST Status Register for LAPD2 (SSTR2)Hex Address: 0x0B11124Table 113:: Data Link Status Register for LAPD2 (SSTR2)Hex Address: 0x0B11127Table 114::			
Table 95:: Block Interrupt Enable Register (BIER)Hex Address: 0x0B01102Table 96:: Alarm & Error Interrupt Status Register (AEISR)Hex Address: 0x0B02104Table 97:: Alarm & Error Interrupt Enable Register (AEIER)Hex Address: 0x0B03106Table 98:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0B04107Table 99:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0B05109Table 100:: Data Link Status Register 1 (DLSR1)Hex Address: 0x0B06111Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B08115Table 103:: Slip Buffer Interrupt Enable Register (SBIER)Hex Address: 0x0B06121Table 105:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B08121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B06121Table 106:: ST Status Register for LAPD1 (SSTSR1)Hex Address: 0x0B07123Table 100:: SXT Enable Register for LAPD1 (SSTSR1)Hex Address: 0x0B11123Table 111: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B11123Table 111: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B13124Table 111: RxLOS/CRC Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B13124Table 111: RxLOS/CRC Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B16125Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B16125Table 114:: SST Status Register for LAPD2 (SSTR2)Hex Address: 0x0B17127Table 11		,	
Table 96:: Alarm & Error Interrupt Status Register (AEISR)Hex Address: 0x0B02104Table 97:: Alarm & Error Interrupt Enable Register (AEIER)Hex Address: 0x0B03106Table 98:: Framer Interrupt Status Register (FISR)Hex Address: 0x0B04107Table 99:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0B06109Table 100:: Data Link Status Register 1 (DLSR1)Hex Address: 0x0B06111Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B07113Table 102:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B08115Table 103:: Slip Buffer Interrupt Enable Register (SBISR)Hex Address: 0x0B08112Table 105:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B08120Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B07122Table 107:: Excessive Zero Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B07123Table 109:: SS7 Enable Register for LAPD1 (SS7R1)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B11123Table 112:: Data Link Interrupt Enable Register 2 (DLSR2)Hex Address: 0x0B13124Table 114:: SS7 Status Register 1 (LAPD2 (SS7SR2)Hex Address: 0x0B17127Table 114:: SS7 Enable Register 3 (DLSR3)Hex Address: 0x0B19129Table 115:: Data Link Interrupt Enable Register 3 (DLIRR3)Hex Address: 0x0B21124Table 116:: Data Link Interrupt Enable Register 3 (DLIRR3)Hex Address: 0x0B19129T			
Table 97:: Alarm & Error Interrupt Enable Register (AEIER)Hex Address: 0x0B03106Table 98:: Framer Interrupt Status Register (FISR)Hex Address: 0x0B04107Table 99:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0B05109Table 100:: Data Link Status Register 1 (DLSR1)Hex Address: 0x0B06111Table 101:: Data Link Interrupt Enable Register 1 (DLSR1)Hex Address: 0x0B06111Table 101:: Data Link Interrupt Enable Register 1 (DLSR1)Hex Address: 0x0B07113Table 102:: Slip Buffer Interrupt Status Register (SBISR)Hex Address: 0x0B08115Table 103:: Slip Buffer Interrupt Enable Register (SBIER)Hex Address: 0x0B09118Table 105:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B06122Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B07122Table 107:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B07122Table 108:: SS7 Enable Register or LAPD1 (SS7SR1)Hex Address: 0x0B07123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B11123Table 112:: Data Link Status Register 2 (DLSR2)Hex Address: 0x0B13124Table 113:: SS7 Enable Register 3 (DLSR3)Hex Address: 0x0B17127Table 116:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B18129Table 116:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B13124Table 116:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B13129Table 116:: Da			
Table 98:: Framer Interrupt Status Register (FISR)Hex Address: 0x0B04107Table 99:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0B05109Table 100:: Data Link Status Register 1 (DLSR1)Hex Address: 0x0B06111Table 101:: Data Link Interrupt Enable Register 1 (DLIER1)Hex Address: 0x0B07113Table 102:: Slip Buffer Interrupt Status Register (SBISR)Hex Address: 0x0B08115Table 103:: Slip Buffer Interrupt Enable Register (SBIR)Hex Address: 0x0B08115Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B08120Table 105:: Receive Loopback Code Interrupt Enable Register (EXZSR)Hex Address: 0x0B06121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B0F122Table 107:: Excessive Zero Enable Register (EXZSR)Hex Address: 0x0B0F122Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B11123Table 110:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCIR)Hex Address: 0x0B13124Table 112:: Data Link Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B16125Table 114:: SS7 Status Register for LAPD2 (SS7SR2)Hex Address: 0x0B18129Table 116:: Data Link Status Register 3 (DLSR3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B26130<	· · · · ·		-
Table 99:: Framer Interrupt Enable Register (FIER)Hex Address: 0x0B05109Table 100:: Data Link Status Register 1 (DLSR1)Hex Address: 0x0B06111Table 101:: Data Link Interrupt Enable Register 1 (DLIER1)Hex Address: 0x0B07113Table 102:: Slip Buffer Interrupt Status Register (SBISR)Hex Address: 0x0B08115Table 103:: Slip Buffer Interrupt Enable Register (SBIER)Hex Address: 0x0B09118Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B04120Table 105:: Receive Loopback Code Interrupt Enable Register (RLCIER)Hex Address: 0x0B06121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B06122Table 107:: Excessive Zero Enable Register (EXZER)Hex Address: 0x0B07123Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B10123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Enable Register 2 (DLSR2)Hex Address: 0x0B13124Table 112:: Data Link Status Register for LAPD2 (SS7SR2)Hex Address: 0x0B16125Table 114:: SS7 Status Register for LAPD2 (SS7SR2)Hex Address: 0x0B19129Table 115:: SS7 Enable Register for LAPD2 (SS7SR2)Hex Address: 0x0B19129Table 116:: Data Link Status Register 3 (DLSR3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27132			
Table 100:: Data Link Status Register 1 (DLSR1)Hex Address: 0x0B06111Table 101:: Data Link Interrupt Enable Register 1 (DLIER1)Hex Address: 0x0B07113Table 102:: Slip Buffer Interrupt Status Register (SBISR)Hex Address: 0x0B09115Table 103:: Slip Buffer Interrupt Enable Register (SBIER)Hex Address: 0x0B09118Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B09120Table 105:: Receive Loopback Code Interrupt Enable Register (RLCIR)Hex Address: 0x0B0F121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B0F122Table 107:: Excessive Zero Status Register (EXZER)Hex Address: 0x0B0F123Table 108:: SS7 Status Register for LAPD1 (SS7ER1)Hex Address: 0x0B10123Table 110:: RxLOS/CRC Interrupt Enable Register (RLCIR)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCIR)Hex Address: 0x0B11124Table 112:: Data Link Status Register 2 (DLSR2)Hex Address: 0x0B13124Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B14125Table 114:: SS7 Status Register for LAPD2 (SS7SR2)Hex Address: 0x0B18129Table 116:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27132	· · · ·		
Table 101:: Data Link Interrupt Enable Register 1 (DLIER1)Hex Address: 0x0B07113Table 102:: Slip Buffer Interrupt Status Register (SBISR)Hex Address: 0x0B08115Table 103:: Slip Buffer Interrupt Enable Register (SBIER)Hex Address: 0x0B09118Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B09120Table 105:: Receive Loopback Code Interrupt Enable Register (RLCIER)Hex Address: 0x0B06121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B0F122Table 107:: Excessive Zero Enable Register (CXZER)Hex Address: 0x0B0F122Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B10123Table 109:: SS7 Enable Register for LAPD1 (SS7ER1)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Enable Register 2 (DLSR2)Hex Address: 0x0B13124Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B17127Table 114:: SS7 Status Register for LAPD2 (SS7SR2)Hex Address: 0x0B17127Table 116:: Data Link Status Register 3 (DLSR3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27132			
Table 102:: Slip Buffer Interrupt Status Register (SBISR)Hex Address: 0x0B08115Table 103:: Slip Buffer Interrupt Enable Register (SBIER)Hex Address: 0x0B09118Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B09120Table 105:: Receive Loopback Code Interrupt Enable Register (RLCIER)Hex Address: 0x0B08121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B0F122Table 107:: Excessive Zero Enable Register (EXZER)Hex Address: 0x0B0F122Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B10123Table 109:: SS7 Enable Register for LAPD1 (SS7ER1)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Enable Register (RLCISR)Hex Address: 0x0B11124Table 111:: RxLOS/CRC Interrupt Enable Register 2 (DLSR2)Hex Address: 0x0B13124Table 113:: Data Link Interrupt Enable Register 2 (DLSR2)Hex Address: 0x0B17127Table 114:: SS7 Status Register for LAPD2 (SS7R2)Hex Address: 0x0B18129Table 116:: Data Link Status Register 3 (DLSR3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27132	- · · ·		
Table 103:: Slip Buffer Interrupt Enable Register (SBIER)Hex Address: 0x0B09118Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B04120Table 105:: Receive Loopback Code Interrupt Enable Register (RLCIER)Hex Address: 0x0B08121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B0F122Table 107:: Excessive Zero Enable Register (EXZER)Hex Address: 0x0B0F122Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B10123Table 109:: SS7 Enable Register for LAPD1 (SS7ER1)Hex Address: 0x0B11123Table 111:: RxLOS/CRC Interrupt Status Register (RLCISR)Hex Address: 0x0B12124Table 112:: Data Link Status Register 2 (DLSR2)Hex Address: 0x0B13124Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B16125Table 114:: SS7 Status Register for LAPD2 (SS7SR2)Hex Address: 0x0B18129Table 116:: Data Link Status Register 3 (DLSR3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27132	· · · ·		
Table 104:: Receive Loopback Code Interrupt and Status Register (RLCISR)Hex Address: 0x0B0A120Table 105:: Receive Loopback Code Interrupt Enable Register (RLCIER)Hex Address: 0x0B0B121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B0E122Table 107:: Excessive Zero Enable Register (EXZER)Hex Address: 0x0B0F122Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B0F123Table 109:: SS7 Enable Register for LAPD1 (SS7ER1)Hex Address: 0x0B10123Table 111:: RxLOS/CRC Interrupt Status Register (RLCISR)Hex Address: 0x0B11123Table 112:: Data Link Status Register 2 (DLSR2)Hex Address: 0x0B13124Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B16125Table 115:: SS7 Enable Register for LAPD2 (SS7SR2)Hex Address: 0x0B18129Table 116:: Data Link Status Register 3 (DLSR3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27132			-
Table 105:: Receive Loopback Code Interrupt Enable Register (RLCIER)Hex Address: 0x0B0B121Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B0E122Table 107:: Excessive Zero Enable Register (EXZER)Hex Address: 0x0B0F122Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B0F123Table 109:: SS7 Enable Register for LAPD1 (SS7ER1)Hex Address: 0x0B11123Table 110:: RxLOS/CRC Interrupt Status Register (RLCISR)Hex Address: 0x0B12124Table 111:: RxLOS/CRC Interrupt Enable Register (RLCIER)Hex Address: 0x0B13124Table 112:: Data Link Status Register 2 (DLSR2)Hex Address: 0x0B16125Table 114:: SS7 Status Register for LAPD2 (SS7SR2)Hex Address: 0x0B17127Table 115:: SS7 Enable Register for LAPD2 (SS7ER2)Hex Address: 0x0B18129Table 116:: Data Link Interrupt Enable Register 3 (DLSR3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27132			
Table 106:: Excessive Zero Status Register (EXZSR)Hex Address: 0x0B0E122Table 107:: Excessive Zero Enable Register (EXZER)Hex Address: 0x0B0F123Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B10123Table 109:: SS7 Enable Register for LAPD1 (SS7ER1)Hex Address: 0x0B11123Table 110:: RxLOS/CRC Interrupt Status Register (RLCISR)Hex Address: 0x0B12124Table 111:: RxLOS/CRC Interrupt Enable Register (RLCIER)Hex Address: 0x0B13124Table 112:: Data Link Status Register 2 (DLSR2)Hex Address: 0x0B16125Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B17127Table 115:: SS7 Enable Register for LAPD2 (SS7SR2)Hex Address: 0x0B18129Table 116:: Data Link Status Register 3 (DLSR3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27132		,	
Table 107:: Excessive Zero Enable Register (EXZER)Hex Address: 0x0B0F122Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B10123Table 109:: SS7 Enable Register for LAPD1 (SS7ER1)Hex Address: 0x0B11123Table 110:: RxLOS/CRC Interrupt Status Register (RLCISR)Hex Address: 0x0B12124Table 111:: RxLOS/CRC Interrupt Enable Register (RLCIER)Hex Address: 0x0B13124Table 112:: Data Link Status Register 2 (DLSR2)Hex Address: 0x0B16125Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B17127Table 114:: SS7 Status Register for LAPD2 (SS7SR2)Hex Address: 0x0B18129Table 115:: SS7 Enable Register 3 (DLSR3)Hex Address: 0x0B26130Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27132		-	
Table 108:: SS7 Status Register for LAPD1 (SS7SR1)Hex Address: 0x0B10			
Table 109:: SS7 Enable Register for LAPD1 (SS7ER1)Hex Address: 0x0B11	- · · ·		
Table 110:: RxLOS/CRC Interrupt Status Register (RLCISR)Hex Address: 0x0B12			
Table 111:: RxLOS/CRC Interrupt Enable Register (RLCIER)Hex Address: 0x0B13			
Table 112:: Data Link Status Register 2 (DLSR2)Hex Address: 0x0B16			
Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)Hex Address: 0x0B17			
Table 114:: SS7 Status Register for LAPD2 (SS7SR2)Hex Address: 0x0B18			
Table 115:: SS7 Enable Register for LAPD2 (SS7ER2)Hex Address: 0x0B19			
Table 116:: Data Link Status Register 3 (DLSR3)Hex Address: 0x0B26			
Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)Hex Address: 0x0B27			
TADIE TTO 337 STATUS REGISTER TOT LAPDS (3373K3) HEX ADDRESS: UXUB28			
	1 abie 110 337 Status Register 101 LAPD3 (3373R3)	nex Address: 0x0B28	134



# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

REV. 1.0.0

Table 119:: SS7 Enable Register for LAPD3 (SS7ER3)Table 120:: Customer Installation Alarm Status Register (CIASR)Table 121:: Customer Installation Alarm Status Register (CIAIER)Table 122:: T1 BOC Interrupt Status Register (BOCISR 0x0B70h)Table 123:: T1 BOC Interrupt Enable Register (BOCIER 0x0B71h)	Hex Address: 0x0B29
Table 124:: T1 BOC Unstable Interrupt Status Register (BOCUISR 0x0B74h)	
Table 125:: T1 BOC Unstable Interrupt Enable Register (BOCUIER 0x0B75h) . Table 126:: LIU Channel Control Register 0 (LIUCCR0)	
Table 127:: Equalizer Control and Transmit Line Build Out	
Table 128:: LIU Channel Control Register 1 (LIUCCR1)	Hex Address: 0x0F01
Table 129:: LIU Channel Control Register 2 (LIUCCR2) Table 130:: LIU Channel Control Register 3 (LIUCCR3)	Hex Address: 0x0F02
Table 131:: LIU Channel Control Interrupt Enable Register (LIUCCIER)	Hex Address: 0x0F03
Table 132:: LIU Channel Control Status Register (LIUCCSR)	Hex Address: 0x0F05 153
Table 133:: LIU Channel Control Interrupt Status Register (LIUCCISR)	Hex Address: 0x0F06 156
Table 134:: LIU Channel Control Cable Loss Register (LIUCCCCR) Table 135:: LIU Channel Control Arbitrary Register 1 (LIUCCAR1)	Hex Address: 0x0F07
Table 136:: LIU Channel Control Arbitrary Register 2 (LIUCCAR2)	Hex Address: 0x0F09
Table 137:: LIU Channel Control Arbitrary Register 3 (LIUCCAR3)	Hex Address: 0x0F0A159
Table 138:: LIU Channel Control Arbitrary Register 4 (LIUCCAR4)	Hex Address: 0x0F0B159
Table 139:: LIU Channel Control Arbitrary Register 5 (LIUCCAR5) Table 140:: LIU Channel Control Arbitrary Register 6 (LIUCCAR6)	Hex Address: 0x0F0C
Table 141:: LIU Channel Control Arbitrary Register 7 (LIUCCAR7)	Hex Address: 0x0F0D
Table 142:: LIU Channel Control Arbitrary Register 8 (LIUCCAR8)	Hex Address: 0x0F0F 160
Table 143:: LIU Global Control Register 0 (LIUGCR0)	Hex Address: 0x0FE0 161
Table 144:: LIU Global Control Register 1 (LIUGCR1) Table 145:: LIU Global Control Register 2 (LIUGCR2)	Hex Address: 0x0FE1
Table 145.: LIU Global Control Register 3 (LIUGCR3)	Hex Address: 0x0FE2
Table 147:: LIU Global Control Register 4 (LIUGCR4)	Hex Address: 0x0FE9 166
Table 148:: LIU Global Control Register 5 (LIUGCR5)	Hex Address: 0x0FEA167



REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

**XRT86VL30** 

# DESCRIPTION OF THE CONTROL REGISTERS - T1 MODE

All address on this register description is shown in HEX format.

FUNCTION	Symbol	HEX
Control Registers (0x0100 - 0x01FF)		
Clock and Select Register	CSR	0x0100
Line Interface Control Register	LICR	0x0101
GPIO Control Register	GPIOCR	0x0102
Reserved	-	0x0103 - 0x0106
Framing Select Register	FSR	0x0107
Alarm Generation Register	AGR	0x0108
Synchronization MUX Register	SMR	0x0109
Transmit Signaling and Data Link Select Register	TSDLSR	0x010A
Framing Control Register	FCR	0x010B
Receive Signaling & Data Link Select Register	RSDLSR	0x010C
Receive Signaling Change Register 0	RSCR0	0x010D
Receive Signaling Change Register 1	RSCR1	0x010E
Receive Signaling Change Register 2	RSCR2	0x010F
Reserved - E1 mode only	-	0x0110 - 0x0111
Receive In-Frame Register	RIFR	0x0112
Data Link Control Register 1	DLCR1	0x0113
Transmit Data Link Byte Count Register 1	TDLBCR1	0x0114
Receive Data Link Byte Count Register 1	RDLBCR1	0x0115
Slip Buffer Control Register	SBCR	0x0116
FIFO Latency Register	FIFOLR	0x0117
DMA 0 (Write) Configuration Register	D0WCR	0x0118
DMA 1 (Read) Configuration Register	D1RCR	0x0119
Interrupt Control Register	ICR	0x011A
LAPD Select Register	LAPDSR	0x011B
Customer Installation Alarm Generation Register	CIAGR	0x011C
Performance Report Control Register	PRCR	0x011D
Gapped Clock Control Register	GCCR	0x011E
Transmit Interface Control Register	TICR	0x0120
BERT Control & Status - Register 0	BERTCSR0	0x0121



FUNCTION	SYMBOL	HEX				
Receive Interface Control Register	RICR	0x0122				
BERT Control & Status - Register 1	BERTCSR1	0x0123				
Loopback Code Control Register - Code 0	LCCR0	0x0124				
Transmit Loopback Code Register	TLCR	0x0125				
Receive Loopback Activation Code Register - Code 0	RLACR0	0x0126				
Receive Loopback Deactivation Code Register - Code 0	RLDCR0	0x0127				
Defect Detection Enable Register	DDER	0x0129				
Loopback Code Control Register - Code 1	LCCR1	0x012A				
Receive Loopback Activation Code Register - Code 1	RLACR1	0x012B				
Receive Loopback Deactivation Code Register - Code 1	RLDCR1	0x012C				
Loopback Code Control Register - Code 2	LCCR2	0x012D				
Receive Loopback Activation Code Register - Code 2	RLACR2	0x012E				
Receive Loopback Deactivation Code Register - Code 2	RLDCR2	0x012F				
Reserved - E1 mode only	-	0x0130 - 0x013F				
Transmit SPRM and NPRM Control Register	TSPRMCR	0x0142				
Data Link Control Register 2	DLCR2	0x0143				
Transmit Data Link Byte Count Register 2	TDLBCR2	0x0144				
Receive Data Link Byte Count Register 2	RDLBCR2	0x0145				
Data Link Control Register 3	DLCR3	0x0153				
Transmit Data Link Byte Count Register 3	TDLBCR3	0x0154				
Receive Data Link Byte Count Register 3	RDLBCR3	0x0155				
BERT Control Register	BCR	0x0163				
SSM BOC Control Register	BOCCR	0x0170				
SSM Receive FDL Register	RFDLR	0x0171				
SSM Receive FDL Match 1 Register	RFDLMR1	0x0172				
SSM Receive FDL Match 2 Register	RFDLMR2	0x0173				
SSM Receive FDL Match 3 Register	RFDLMR3	0x0174				
SSM Transmit FDL Register	TFDLR	0x0175				
SSM Transmit Byte Count Register	TBCR	0x0176				
Device ID Register	DEVID	0x01FE				
Revision Number Register	REVID	0x01FF				
Time Slot (payload) Control (0x0300 - 0x03FF)						
Transmit Channel Control Register 0-23	TCCR 0-23	0x0300 - 0x0317				



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

FUNCTION	Symbol	Нех
Transmit User Code Register 0-23	TUCR 0-23	0x0320 - 0x0337
Transmit Signaling Control Register 0-23	TSCR 0-23	0x0340 - 0x0357
Receive Channel Control Register 0-23	RCCR 0-23	0x0360 - 0x0377
Receive User Code Register 0-23	RUCR 0-23	0x0380 - 0x0397
Receive Signaling Control Register 0-23	RSCR 0-23	0x03A0 - 0x03B7
Receive Substitution Signaling Register 0-23	RSSR 0-23	0x03C0 - 0x03D7
Receive Signaling Array (0x0500 - 0x051F)		-
Receive Signaling Array Register 0	RSAR0-23	0x0500 - 0x0517
LAPDn Buffer 0		
LAPD Buffer 0 Control Register	LAPDBCR0	0x0600 - 0x0660
LAPDn Buffer 1	<b>i</b>	•
LAPD Buffer 1 Control Register	LAPDBCR1	0x0700 - 0x0760
Performance Monitor		
Receive Line Code Violation Counter: MSB	RLCVCU	0x0900
Receive Line Code Violation Counter: LSB	RLCVCL	0x0901
Receive Frame Alignment Error Counter: MSB	RFAECU	0x0902
Receive Frame Alignment Error Counter: LSB	RFAECL	0x0903
Receive Severely Errored Frame Counter	RSEFC	0x0904
Receive Synchronization Bit (CRC-6) Error Counter: MSB	RSBBECU	0x0905
Receive Synchronization Bit (CRC-6) Error Counter: LSB	RSBBECL	0x0906
Reserved - E1 Mode Only		0x0907 - 0x0908
Receive Slip Counter	RSC	0x0909
Receive Loss of Frame Counter	RLFC	0x090A
Receive Change of Frame Alignment Counter	RCOAC	0x090B
LAPD Frame Check Sequence Error counter 1	LFCSEC1	0x090C
PRBS bit Error Counter: MSB	PBECU	0x090D
PRBS bit Error Counter: LSB	PBECL	0x090E
Transmit Slip Counter	TSC	0x090F
Excessive Zero Violation Counter: MSB	EZVCU	0x0910
Excessive Zero Violation Counter: LSB	EZVCL	0x0911
LAPD Frame Check Sequence Error counter 2	LFCSEC2	0x091C



FUNCTION	Symbol	HEX				
LAPD Frame Check Sequence Error counter 3	LFCSEC3	0x092C				
Interrupt Generation/Enable Register Address Map (0x0B00 - 0x0B41)						
Block Interrupt Status Register	BISR	0x0B00				
Block Interrupt Enable Register	BIER	0x0B01				
Alarm & Error Interrupt Status Register	AEISR	0x0B02				
Alarm & Error Interrupt Enable Register	AEIER	0x0B03				
Framer Interrupt Status Register	FISR	0x0B04				
Framer Interrupt Enable Register	FIER	0x0B05				
Data Link Status Register 1	DLSR1	0x0B06				
Data Link Interrupt Enable Register 1	DLIER1	0x0B07				
Slip Buffer Interrupt Status Register	SBISR	0x0B08				
Slip Buffer Interrupt Enable Register	SBIER	0x0B09				
Receive Loopback code Interrupt and Status Register	RLCISR	0x0B0A				
Receive Loopback code Interrupt Enable Register	RLCIER	0x0B0B				
Reserved - E1 Mode Only	-	0x0B0C - 0x0B0D				
Excessive Zero Status Register	EXZSR	0x0B0E				
Excessive Zero Enable Register	EXZER	0x0B0F				
SS7 Status Register for LAPD 1	SS7SR1	0x0B10				
SS7 Enable Register for LAPD 1	SS7ER1	0x0B11				
RxLOS/CRC Interrupt Status Register	RLCISR	0x0B12				
RxLOS/CRC Interrupt Enable Register	RLCIER	0x0B13				
Data Link Status Register 2	DLSR2	0x0B16				
Data Link Interrupt Enable Register 2	DLIER2	0x0B17				
SS7 Status Register for LAPD 2	SS7SR2	0x0B18				
SS7 Enable Register for LAPD 2	SS7ER2	0x0B19				
Data Link Status Register 3	DLSR3	0x0B26				
Data Link Interrupt Enable Register 3	DLIER3	0x0B27				
SS7 Status Register for LAPD 3	SS7SR3	0x0B28				
SS7 Enable Register for LAPD 3	SS7ER3	0x0B29				
Customer Installation Alarm Status Register	CIASR	0x0B40				
Customer Installation Alarm Interrupt Enable Register	CIAIER	0x0B41				
BOC Interrupt Status Register	BOCISR	0x0B70				
BOC Interrupt Enable Register	BOCIER	0x0B71				



FUNCTION	Symbol	Нех
Reserved	-	0x0B72 - 0x0B73
BOC Unstable Interrupt Status Register	BOCUSR	0x0B74
BOC Unstable Interrupt Enable Register	BOCUER	0x0B75
LIU Register Summary - Channel Control Registers		
LIU Channel Control Register 0	LIUCCR0	0x0F00
LIU Channel Control Register 1	LIUCCR1	0x0F01
LIU Channel Control Register 2	LIUCCR2	0x0F02
LIU Channel Control Register 3	LIUCCR3	0x0F03
LIU Channel Control Interrupt Enable Register	LIUCCIER	0x0F04
LIU Channel Control Status Register	LIUCCSR	0x0F05
LIU Channel Control Interrupt Status Register	LIUCCISR	0x0F06
LIU Channel Control Cable Loss Register	LIUCCCCR	0x0F07
LIU Channel Control Arbitrary Register 1	LIUCCAR1	0x0F08
LIU Channel Control Arbitrary Register 2	LIUCCAR2	0x0F09
LIU Channel Control Arbitrary Register 3	LIUCCAR3	0x0F0A
LIU Channel Control Arbitrary Register 4	LIUCCAR4	0x0F0B
LIU Channel Control Arbitrary Register 5	LIUCCAR5	0x0F0C
LIU Channel Control Arbitrary Register 6	LIUCCAR6	0x0F0D
LIU Channel Control Arbitrary Register 7	LIUCCAR7	0x0F0E
LIU Channel Control Arbitrary Register 8	LIUCCAR8	0x0F0F
Reserved	-	0x0F80 - 0x0FDF
LIU Register Summary - Global Control Registers		·
LIU Global Control Register 0	LIUGCR0	0x0FE0
LIU Global Control Register 1	LIUGCR1	0x0FE1
LIU Global Control Register 2	LIUGCR2	0x0FE2
LIU Global Control Register 3	LIUGCR3	0x0FE4
LIU Global Control Register 4	LIUGCR4	0x0FE9
LIU Global Control Register 5	LIUGCR5	0x0FEA
Reserved		0x0FEB - 0x0FFF

#### 1.0 REGISTER DESCRIPTIONS - T1 MODE

All address on this register description is shown in HEX format

# TABLE 2: CLOCK SELECT REGISTER(CSR)

HEX ADDRESS: 0x0100

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	LCV Insert	R/W	0	Line Code Violation Insertion This bit is used to force a Line Code Violation (LCV) on the transmit output of TTIP/TRING. A "0" to "1" transition on this bit will cause a single LCV to be inserted on the transmit output of TTIP/TRING.
6	Set T1 Mode	R/W	0	<ul> <li>T1 Mode select</li> <li>This bit is used to program the individual channel to operate in either T1 or E1 mode.</li> <li>0 = Configures the selected channel to operate in E1 mode.</li> <li>1 = Configures the selected channel to operate in T1 mode.</li> </ul>
5	Sync All Transmit- ters to 8kHz	R/W	0	<ul> <li>Sync All Transmit Framers to 8kHz</li> <li>This bit permits the user to configure the Transmit T1 Framer block to synchronize its "transmit output" frame alignment with the 8kHz signal that is derived from the MCLK PLL, as described below.</li> <li>0 - Disables the "Sync all Transmit Framers to 8kHz" feature.</li> <li>1 - Enables the "Sync all Transmit Framers to 8kHz" feature.</li> <li>Note: This bit is only active if the MCLK PLL is used as the "Timing Source" for the Transmit T1 Framer" blocks. CSS[1:0] of this register allows users to select the transmit source of the framer.</li> </ul>
4	Clock Loss Detect	R/W	1	<ul> <li>Clock Loss Detect Enable/Disable Select</li> <li>This bit enables a clock loss protection feature for the Framer whenever the recovered line clock is used as the timing source for the transmit section. If the LIU loses clock recovery, the Clock Distribution Block will detect this occurrence and automatically begin to use the internal clock derived from MCLK PLL as the Transmit source, until the LIU is able to regain clock recovery.</li> <li>0 = Disables the clock loss protection feature.</li> <li>1 = Enables the clock loss protection feature.</li> <li>Note: This bit needs to be enabled in order to detect the clock closs detection interrupt status (address: 0x0B00, bit 5)</li> </ul>
3:2	Reserved	R/W	00	Reserved



# TABLE 2: CLOCK SELECT REGISTER(CSR)

HEX ADDRESS: 0x0100

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION	
1:0	CSS[1:0]	R/W	01	<b>Clock Source Select</b> These bits select the timing source for the Transmit T1 Framer block. These bits can also determine the direction of TxSERCLK, TxSYNC, and TxMSYNC in base rate operation mode (1.544MHz Clock mode). <b>In Base Rate (1.544MHz Clock Mode):</b>		
				CSS[1:0]	TRANSMIT SOURCE FOR THE TRANSMIT T1 FRAMER BLOCK	DIRECTION OF TXSERCLK
				00/11	Loop Timing Mode The recovered line clock is cho- sen as the timing source.	Output
				01	External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source.	Input
				10	Internal Timing Mode The MCLK PLL is chosen as the timing source.	Output
				Note: TxSYNC/TxMSYNC can be programmed as inp depending on the setting of SYNC INV bit in Regi 0x0109, bit 4. Please see Register Descrip Synchronization Mux Register (SMR - 0x0109) Ta Notes: In High-Speed or multiplexed modes, TxSERCLK and TxMSYNC are all configured as INPUTS only.		

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)	
---	--

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION		
7	FORCE_LOS	R/W	0	This bit perm (within the ch equipment, a 0 - Configure	<b>mit LOS (To the Line Side)</b> hits the user to configure the transmit direction circuitry hannel) to transmit the LOS pattern to the remote terminal is described below. Its the transmit direction circuitry to transmit "normal" traffic. Its the transmit direction circuitry to transmit the LOS		
6	Reserved	R/W	0	<b>Single Rail Mode</b> This bit can only be set if the LIU Block is also set to single rail mode. See Register 0x0FE0, bit 7. 0 - Dual Rail 1 - Single Rail			
5:4	LB[1:0]	R/W	00	These bits an	pback Selection re used to select any of the following loop-back modes for action. For LIU loopback modes, see the LIU configuration		
				LB[1:0]	TYPES OF LOOPBACK SELECTED		
				00	Normal Mode (No LoopBack)		
				01	Framer Local LoopBack: When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM out- put data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface.		
				10	Framer Far-End (Remote) Line LoopBack: When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/ Encoder circuitry before returning to the line interface.		
				11	Framer Payload LoopBack: When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing.		
3:2	Reserved	R/W	0	Reserved			

#### HEX ADDRESS: 0x0101





#### REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

#### HEX ADDRESS: 0x0101

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	Encode B8ZS	R/W	0	<ul> <li>Encode AMI or B8ZS/HDB3 Line Code Select</li> <li>This bit enables or disables the B8ZS/HDB3 encoder on the transmit path.</li> <li>0 = Enables the B8ZS encoder.</li> <li>1 = Disables the B8ZS encoder.</li> <li>Note: When B8ZS encoder is disabled, AMI line code is used.</li> </ul>
0	Decode AMI/B8ZS	R/W	0	Decode AMI or B8ZS/HDB3 Line Code Select This bit enables or disables the B8ZS/HDB3 decoder on the receive path. 0 = Enables the B8ZS decoder. 1 = Disables the B8ZS decoder. Note: When B8ZS decoder is disabled, AMI line code is received.

TABLE 4: GENERAL PURPOSE INPUT/OUTPUT CONTROL REGISTER (GPIOCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	GPIO0_3DIR GPIO0_2DIR GPIO0_1DIR GPIO0_0DIR	R/W	1111	<ul> <li>GPI00_3/GPI00_2/GPI00_1/GPI00_0 Direction</li> <li>These bits permit the user to define the General Purpose I/O Pins, GPI00_3/GPI00_2/GPI00_1/GPI00_0 as either Input pins or Output pins, as described below.</li> <li>0 - Configures GPI00_3/GPI00_2/GPI00_1/GPI00_0 to function as input pins.</li> <li>1 - Configures GPI00_3/GPI00_2/GPI00_1/GPI00_0 to function as output pins.</li> <li>1. If GPI00_3/GPI00_2/GPI00_1/GPI00_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPI00_3/GPI00_2/GPI00_1/GPI00_0 are configured to function as output pins, then the user can control the state of these output pins, then the user can control the state of these output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPI00_3/GPI00_2/GPI00_1/GPI00_0) within this register.</li> </ul>
3-0	GPIO0_3 GPIO0_2 GPIO0_1 GPIO0_0	R/W	0000	<ul> <li>GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 Control</li> <li>The exact function of this bit depends upon whether General Purpose I/ O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 have been configured to function as input or output pins, as described below.</li> <li>If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins:</li> <li>If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits.</li> <li>Note: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin.</li> <li>If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins:</li> <li>If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins:</li> <li>If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of the corresponding output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits.</li> <li>Note: GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO0_3DIR/GPIO0_2DIR/GPIO0_1DIR/ GPIO0_0DIR) within this register.</li> </ul>



HEX ADDRESS: 0x0102



#### TABLE 5: FRAMING SELECT REGISTER (FSR)

HEX ADDRESS: 0x0107

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Signaling update on Superframe Boundaries	R/W	0	<ul> <li>Enable Robbed-Bit Signaling Update on Superframe Boundary on Both Transmit and Receive Direction</li> <li>This bit enables or disables robbed-bit signaling update on the superframe boundary for both the transmit and receive side of the framer.</li> <li>On the Receive Side:</li> <li>If signaling update is enabled, signaling data on the receive side (RxSIG pin and Signaling Array Register - RSAR) will be updated on the superframe boundary, otherwise, signaling data will be updated as soon as it is received.</li> <li>On the Transmit Side:</li> <li>If signaling update is enabled, any signaling data changes on the transmit side will be transmitted on the superframe boundary, otherwise, signaling data will be transmit and receive.</li> <li>1 - Enables the signaling update feature for both transmit and receive.</li> </ul>
6	Force CRC Errors	R/W	0	<ul> <li>Force CRC Errors (To the Line Side)</li> <li>This bit permits the user to force the Transmit T1 Framer block to transmit CRC errors within the outbound T1 data-stream, as depicted below.</li> <li>0 - Disables CRC error transmission on the outbound T1 stream.</li> <li>1 - Enables CRC error transmission on the outbound T1 stream.</li> </ul>
5	J1_MODE	R/W	0	<ul> <li>J1 Mode This bit is used to configure the device in J1 mode. Once the device is configured in J1 mode, the following two changes will happen: <ol> <li>CRC calculation is done in J1 format. The J1 CRC6 calculation is based on the actual values of all 4632 bits in a T1 multiframe including Fe bits instead of assuming all Fe bits to be a one in T1 format.</li> <li>Receive and Transmit Yellow Alarm signal format is interpreted per the J1 standard. (J1-SF or J1-ESF)</li> <li>Configures the device in T1 mode. (Default)</li> <li>Configures the device in J1 mode.</li> </ol></li></ul> Note: Users can select between J1-SF or J1-ESF by setting this bit and the T1 Framing Mode Select Bits[2:0] (Bits 2-0 within this register).
4	ONEONLY	R/W	0	<ul> <li>Allow Only One Sync Candidate</li> <li>This bit is used to specify one of the synchronization criteria that the Receive T1 Framer block employs.</li> <li>0 - Allows the Receive T1 Framer to select any one of the winners in the matching process when there are two or more valid synchronization patterns appear in the required time frame.</li> <li>1 - Allows the Receive T1 Framer to declare success of match when there is only one candidate left in the required time frame.</li> </ul>

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

### TABLE 5: FRAMING SELECT REGISTER (FSR)

HEX ADDRESS: 0x0107

Віт	FUNCTION	Түре	DEFAULT		DESC	RIPTION-C	PERATIO	N		
3	FASTSYNC	R/W	0	Faster Sync A This bit is use Receive T1 Fr enabled, the F earlier. The ta with correct F- to declare "SY	d to specify or ramer block en Receive T1 Fr ble below spe bits that the T	mploys. If amer Blo cifies the 1 Receiv	f this "Fas ck will de number ve framer	ster Sync clare syn of consec must rec	Algorith chroniz cutive fr eive in	hm" is ation rames
					Framing		stSync = 0	FastS	. I	
					ESF		96	48	В	
					SF		48	24	4	
					Ν		48	24	4	
					SLC ® 96		48	24	4	
				0 - Disables F 1 - Enables F/						
2-0	FSI[2:0]	R/W	000	<b>T1 Framing N</b> These three b that the chann Bit 2 is MSB a ferent framing three bits acco <b>Note:</b> Chang T1 Fra	its permit the under is to operational is to operational the under	user to se te in. B. The fo can be se formats 'o	blowing taelected by	able show / configur / <i>will caus</i>	ing the fir	ve dif- se
					Framing	FS[2]	FS[1]	FS[0]		
					ESF	0	Х	Х		
					SF	1	0	1		
					N T1DM	1	1	0		
					SLC®96	1	0	0		





# TABLE 6: ALARM GENERATION REGISTER (AGR)

#### HEX ADDRESS: 0x0108

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Yellow Alarm - One Second Rule	R/W	0	<ul> <li>One-Second Yellow Alarm Rule Enforcement</li> <li>This bit is used to enforce the one-second yellow alarm rule according to the yellow alarm (RAI) transmission duration per the ANSI standards.</li> <li>If the one second alarm rule is enforced, the following will happen: <ol> <li>RAI will be transmitted for at least one second for both ESF and SF.</li> <li>There must be a minimum of one second delay between termination of the first RAI and the initiation of a subsequent RAI.</li> <li>ALARM_ENB bit (see description of bit 6 of this register) controls the duration of RAI.</li> <li>YEL[0] &amp; YEL[1] (see description of bits 5-4 of this register) controls the format of RAI.</li> </ol> </li> <li>If the one second alarm rule is NOT enforced, the following will happen: <ol> <li>RAI will be transmitted for at least one second for ESF and SF.</li> <li>Minimum one second delay between termination of the first RAI and the initiation of the subsequent RAI is NOT enforced.</li> <li>YEL[0] and YEL[1] bits (see description of bits 5-4 of this register) are used to control the duration AND the format of RAI transmission.</li> </ol> </li> <li>O - The one-second yellow alarm rule is NOT enforced.</li> <li>The one-second yellow alarm rule is enforced.</li> <li>MOTE: When setting this bit to '0', yellow alarm transmission will be backward compatible with the XRT86L38 device. XRT86L38 does not support the one-second yellow alarm rule.</li> </ul>
6	ALARM_ENB	R/W	0	<ul> <li>Yellow Alarm Transmission Enable</li> <li>This bit is used to control the duration of yellow alarm (RAI) when the one-second yellow alarm rule is enforced (bit 7 of this register set to'1').</li> <li>When the one-second yellow alarm rule is not enforced (bit 7 of this register set to'0'), the duration of the RAI is controlled by the YEL[0] and YEL[1] bits (bits 5-4 of this register).</li> <li>If the one-second alarm rule is enforced:</li> <li>0 - Stop the transmission of yellow alarm (see description of bits 5-4).</li> <li>1 - Start the transmission of yellow alarm (see description of bits 5-4).</li> <li>Note: This bit has no function if the one second alarm rule is not enforced.</li> </ul>

#### TABLE 6: ALARM GENERATION REGISTER (AGR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION			
5-4	YEL[1:0]	R/W	00	Yellow Alarm (RAI) Duration and Format The exact function of these bits depends on whether or not the one-second yellow alarm rule is enforced. (Bit 7 of this register). The decoding of these bits are explained in Table 7 and Table 8 below. TABLE 7: YELLOW ALARM DURATION AND FORMAT WHEN ONE SECOND RULE IS NOT				
					ENFORCED			
				YEL[1:0]	YELLOW ALARM DURATION AND FORMAT			
				00	Disable the transmission of yellow alarm			
				01	SF or N mode:			
					RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data chan- nel.			
					T1DM mode:			
					RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). ESF mode:			
					<ol> <li>If YEL[0] bit is set 'high' for a duration shorter or equal to the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1- M12), RAI is transmitted for 255 patterns.of 1111_1111_0000_0000 (approximately 1 second)</li> </ol>			
					<ol> <li>If YEL[0] bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI transmission continues until YEL[0] bit is set 'low'.</li> </ol>			
					<b>3.</b> If YEL[0] bit forms another pulse during the RAI transmission, it resets the pattern counter and extends the RAI duration for another 255 patterns of 1111_1111_0000_0000. (approximately 1 second)			
				10	SF mode:			
					RAI is transmitted as a "1" in the Fs bit of frame 12 (This is RAI for J1 SF standard).			
					<b>T1DM mode</b> : RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). <b>ESF mode</b> :			
					RAI is controlled by the duration of YEL[1] bit. This allows continuous RAI of any length.			
				11	SF, N, and T1DM mode:			
					RAI format is the same as described above when YEL[1:0] is set to'01'.			
					<b>ESF mode:</b> RAI duration is the same as described above when YEL[1:0] is set to'01', except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_1111 (sixteen ones) on the 4kbits/s data link bits instead of 255 patterns of 1111_111_0000_0000.			
					<b>Note:</b> 255 patterns of 1111_1111_1111_is the J1 ESF RAI standard)			



HEX ADDRESS: 0x0108



# TABLE 6: ALARM GENERATION REGISTER (AGR)

HEX ADDRESS: 0x0108

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
5-4	YEL[1:0]	R/W	00	(Continued	1)
				TABLE	8: YELLOW ALARM FORMAT WHEN ONE SECOND RULE IS ENFORCED
				YEL[1:0]	YELLOW ALARM FORMAT
				00	Disable the transmission of yellow alarm
				01	<ul> <li>SF or N mode: RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data channel. T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte).</li> <li>ESF mode: YEL[1:0] controls the format of RAI. When YEL[1:0] is set to'01', RAI is transmitted as 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12) (approximately 1 second).</li> <li>ALARM_ENB (Bit 6 of this register) controls the duration of RAI as described below:</li> <li>1. If ALARM_ENB bit is set 'high' for a duration shorter or equal to the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12), RAI is transmitted for 255 patterns. (approximately 1 second)</li> <li>2. If ALARM_ENB bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12), RAI is transmitted for 255 patterns. (approximately 1 second)</li> <li>3. If ALARM_ENB bit is set 'high' for a duration longer than the tansmission, it resets the pattern counter and extends the RAI duration for another 255 patterns.(approximately 1 second)</li> <li>NOTE: A minimum of one second delay between termination of the first RAI and the initiation of a subsequent RAI is enforced.</li> </ul>
				10	SF mode: RAI is transmitted as a "1" in the Fs bit of frame 12 (This is RAI for J1 SF standard). T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). ESF mode: RAI is controlled by the duration of ALARM_ENB bit. This allows continuous RAI of any length. SF, N, and T1DM mode: RAI format is the same as described above when YEL[1:0] is set to'01'. ESF mode: RAI duration is the same as described above when YEL[1:0] is set to'01', except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_111 on the 4kbits/s data link bits (J1 ESF stan- dard) instead of 255 patterns of 1111_111_0000_0000.

### TABLE 6: ALARM GENERATION REGISTER (AGR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION					
3-2	Transmit AIS Pattern Select[1:0]	R/W	00	These two bits 1. To select th transmit to the 2. To commar	Transmit AIS Pattern Select[1:0]: These two bits permit the user to do the following. 1. To select the appropriate AIS Pattern that the Transmit T1 Framer block w transmit to the remote terminal equipment, and 2. To command (via Software Control) the Transmit T1 Framer block to trans that particular AIS Pattern to the remote terminal equipment, as depicted bel					
				AISG[1:0]	AISG[1:0] TYPES OF AIS PATTERNS TRANSMITTED					
				00/10	<b>Disable AIS Alarm Generation</b> The Transmit T1 Framer block will transmit "normal" T1 traffic to the remote terminal equipment.					
				01	Enable Unframed AIS Alarm Generation Transmit T1 Framer block will transmit an Unframed All Ones Pattern, as an AIS Pattern.					
				11	Enable Framed AIS Alarm Generation Transmit T1 Framer block will transmit a Framed, All Ones Pattern, as the AIS Pattern.					
				<b>Note:</b> For normal operation (e.g., to configure the Transmit T1 Framer block to transmit normal T1 traffic) the user should set this bit to "[X, 0]"						
1-0	AIS Defect Declaration Criteria [1:0]	R/W	00	These bits per	eclaration Criteria[1:0]: mit the user to specify the types of AIS Patterns that the Receiv must detect before it will declare the AIS defect condition.	ve T1				
				AISD[1:0	AIS Defect Declaration Criteria					
				00/10	AIS Detection Disabled AIS Defect Condition will NOT be declared.					
				01	Enable Unframed and Framed AIS Alarm Detection ReceiveT1 Framer block will detect both Unframed and Framed AIS pattern					
				11	Enable Framed AIS Alarm Detection Receive T1 Framer block will detect only Framed AIS pat- tern					
						-				





# TABLE 9: SYNCHRONIZATION MUX REGISTER (SMR)

HEX ADDRESS: 0x0109

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved
6	MFRAMEALIGN	R/W	0	<ul> <li>Transmit Multiframe Sync Alignment</li> <li>This bit forces Transmit T1 framer block to align with the backplane multiframe boundary (TxMSYNC_n).</li> <li>0 = Do not force the transmit T1 framer block to align with the TxM-SYNC signal.</li> <li>1 = Force the transmit T1 framer block to align with the TxMSYNC signal.</li> <li>Note: This bit is not used in base rate (1.544MHz Clock) mode.</li> </ul>
5	MSYNC	R/W	0	<b>Transmit Super Frame Boundary</b> This bit provides an option to use the transmit single frame boundary (TxSYNC) as the transmit multi-frame boundary (TxMSYNC) in high speed or multiplexed modes. In 1.544MHz clock mode (base rate), the TxMSYNC is used as the transmit superframe boundary, in other clock modes (i.e. high speed or multiplexed modes), TxMSYNC is used as an input transmit clock for the backplane interface. 0 = Configures the TxSYNC as a single frame boundary. 1 = Configures the TxSYNC as a superframe boundary (TxMSYNC) in high-speed or multiplexed mode. <b>Note:</b> This bit is not used in base rate (1.544MHz Clock) mode.

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



# TABLE 9: SYNCHRONIZATION MUX REGISTER (SMR)

#### HEX ADDRESS: 0x0109

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
<u></u> 4	FUNCTION Transmit Frame Sync Select	TYPE R/W	O	<ul> <li>Transmit Frame Sync Select</li> <li>This bit permits the user to configure the System-Side Terminal Equipment or the T1 Transmit Framer to dictate whenever the Transmit T1 Framer block will initiate its generation and transmission of the very next T1 frame. If the system side controls, then all of the following will be true.</li> <li>1. The corresponding TxSync_n and TxMSync_n pins will function as input pins.</li> <li>2. The Transmit T1 Framer block will initiate its generation of a new T1 frame whenever it samples the corresponding "TxSync_n" input pin "high" (via the TxSerClk_n input clock signal).</li> <li>3. The Transmit T1 Framer block will initiate its generation of a new Multiframe whenever it samples the corresponding "TxMSync_n" input pin "high".</li> <li>This bit can also be used to select the direction of the transmit single frame boundary (TxSYNC) and multi-frame boundary (TxMSYNC) depending on whether TxSERCLK is chosen as the timing source for the transmit section of the framer. (CSS[1:0] = 01 in register 0x0100) If TxSERCLK is chosen as the timing source:</li> <li>0 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls)</li> <li>1 = configures TxSYNC and TxMSYNC as outputs. (Chip Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</li> <li>1 = Configures TxSYNC and Tx</li></ul>
3 - 2	Reserved	-	-	transmit clock if CSS[1:0] is set to b10. Reserved



# TABLE 9: SYNCHRONIZATION MUX REGISTER (SMR)

HEX ADDRESS: 0x0109

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	CRC-6 Bits Source Select	R/W	0	<ul> <li>CRC-6 Bits Source Select</li> <li>This bit permits the user to specify the source of the CRC-6 bits, within the outbound T1 data-stream, as depicted below.</li> <li>0 - Configures the Transmit T1 Framer block to internally compute and insert the CRC-6 bits within the outbound T1 data-stream.</li> <li>1 - Configures the Transmit T1 Framer block to externally accept data from the TxSer_n input pin, and to insert this data into the CRC-6 bits within the outbound T1 data-stream.</li> <li>This bit is ignored if CRC Multiframe Alignment is disabled</li> </ul>
0	Framing Bits Source Select	R/W	0	Framing Bits Source Select This bit is used to specify the source for the Framing bits that will be inserted into the outbound T1 frames. The Framing bits can be gen- erated internally or inserted from the transmit serial input pin. (TxSER_n input pin) 0 = Configures the Transmit T1 Framer block to internally generate and insert the Framing bits into the outbound T1 data stream. 1 = Configures the Transmit T1 Framer block to externally accept framing bits from the TxSer_n input pin, and to insert this data to the outbound T1 data-stream.

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



# TABLE 10: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0x010A

FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION	
Reserved	-	-	Reserved		
Reserved	-	-	Reserved		
TxDLBW[1:0]	R/W	00	These two bits a sage transmissic 4kHz rate or at a	<b>Link Bandwidth[1:0]</b> re used to select the bandwidth for data link mes- on. Data Link messages can be transmitted at a 2kHz rate on odd or even framing bits depending on of these three bits. The table below specifies the nfigurations.	
			TxDLBW[1:0]	TRANSMIT DATA LINK BANDWIDTH SELECTED	
			00	Data link bits are inserted in every frame. Facility Data Link Bits (FDL) is a 4kHz data link channel.	
			01	Data link bits are inserted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by odd framing bits (Frames 1,5,9)	
			10	Data link bits are inserted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by even framing bits (Frames 3,7,11)	
			11	Reserved	
			and N fr	only applies to T1 ESF framing format. For SLC96 aming formats, FDL is a 4kHz data link channel. For FDL is a 8kHz data link channel.	
TxDE[1:0]	R/W	00	Transmit D/E Ti	meSlot Source Select[1:0]:	
				pecify the source for transmit D/E time slots. The vs the different sources from which D/E time slots	
			TxDE[1:0]	SOURCE FOR TRANSMIT D/E TIMESLOTS	
			i	TxSER_n input pin - The D/E time slots are inserted from the transmit serial data input pin (TxSER_n) pin.	
				Transmit LAPD Controller - The D/E time slots are inserted from LAPD Controller.	
			10 F	Reserved	
				TxFRTD_n - The D/E time slots are inserted from the transmit fractional input pin.	
	Reserved TxDLBW[1:0]	Reserved - TxDLBW[1:0] R/W	Reserved TxDLBW[1:0] R/W 00	Reserved         -         Reserved           TxDLBW[1:0]         R/W         00         Transmit Data L These two bits a sage transmissid 4KHz rate or at a the configuration four different con 00           TxDLBW[1:0]         00         10           10         11           Nore:         This bit and N fr T1DM, f           TxDE[1:0]         R/W         00           TxDE[1:0]         R/W         00           TxDE[1:0]         It	



REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 10: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0x010A

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	TxDL[1:0]	R/W	00	These two bits inserted in the	Link Source Select [1:0] specify the source for data link bits that will be outbound T1 frames. The table below shows the three es from which data link bits can be inserted.
				TxDL[1:0]	SOURCE FOR DATA LINK BITS
				00	<ul> <li>Transmit LAPD Controller #1 / SLC96 Buffer - The Data Link bits are inserted from the Transmit LAPD Controller #1 or SLC96 Buffer.</li> <li><b>Note:</b> LAPD Controller #1 is the only LAPD controller that can be used to transport LAPD messages through the data link bits</li> </ul>
				01	TxSER_n input pin - The Data Link bits are inserted from the transmit serial data input pin (TxSER_n) pin.
				10	TxOH_n input pin - The Data Link bits are inserted from the transmit overhead input pin. (TxOH_n)
				11	Data Link bits are forced to 1.

25

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reframe	R/W	0	Force Reframe A '0' to '1' transition will force the Receive T1 Framer to restart the syn- chronization process. This bit field is automatically cleared (set to 0) after frame synchronization is reached.
6	Framing with CRC Checking	R/W	1	<ul> <li>Framing with CRC Checking in ESF</li> <li>This bit permits the user to include CRC verification as a part of the "T1/ESF Framing Alignment" process. If the user enables this feature, then the Receive T1 Framer block will also check and verify that the incoming T1 data-stream contains correct CRC data, prior to declaring the "In-Frame" condition.</li> <li>0 - CRC Verification is NOT included in the "Framing Alignment" process.</li> <li>1 - Receive T1 Framer block will also check for correct CRC values prior to declaring the "In-Frame" condition.</li> </ul>
5-3	LOF Tolerance[2:0]	R/W	000	<ul> <li>LOF Defect Declaration Tolerance[2:0]:</li> <li>These bits along with the LOF_RANGE[2:0] bits are used to define the LOF Defect Declaration criteria. The Receive T1 Framer block will declare the LOF defect condition anytime it detects</li> <li>"LOF_Tolerance[2:0]" out of "LOF_Range[2:0] framing bit errors within the incoming T1 data-stream.</li> <li>The recommended LOF_TOLR value is 2.</li> <li>Note: A "0" value for LOF_TOLR is internally blocked. A LOF_TOLR value must be specified.</li> </ul>
2-0	LOF_Range[2:0]	R/W	011	<ul> <li>LOF Defect Declaration Range[2:0]:</li> <li>These bits along with the "LOF_Tolerance[2:0] bits are used to define the "LOF Defect Declaration" criteria. The Receive T1 Framer block will declare the LOF Defect condition anytime it has received "LOF_Tolerance[2:0] out of "LOF_Range[2:0] framing bit errors, within the incoming T1 data-stream.</li> <li>The recommended LOF_ANG value is 5.</li> <li>Note: A "0" value for LOF_RANG is internally blocked. A LOF_RANG value must be specified.</li> </ul>





## **XRT86VL30**



# TABLE 12: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

HEX ADDRESS: 0x010C

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved	
6	Reserved	-	-	Reserved	
5-4	RxDLBW[1:0]	R/W	00	<b>Receive Data Link Bandwidth[1:0]:</b> These two bits select the bandwidth for data link message reception. Data Link messages can be received at a 4kHz rate or at a 2kHz rate on odd or even framing bits depending on the configuration of these bits. The table below specifies the different configurations.	
				RxDLBW[1:0]	RECEIVE DATA LINK BANDWIDTH SELECTED
				00	Received Data link bits are extracted in every frame. Facility Data Link Bits (FDL) is a 4kHz data link channel.
				01	Received Data link bits are extracted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by odd framing bits (Frames 1,5,9)
				10	Received Data link bits are extracted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by even framing bits (Frames 3,7,11)
				11	Reserved
				N framing	nly applies to T1 ESF framing format. For SLC96 and g formats, FDL is a 4kHz data link channel. For T1DM, 8kHz data link channel.
3-2	RxDE[1:0]	R/W	00	Receive D/E Tim	e-Slot Destination Select[1:0]:
					the user to specify the "destination" circuitry that will ess the D/E-Time-slot within the incoming T1 data-
				RxDE[1:0]	DESTINATION CIRCUITRY FOR RECEIVE D/E TIME-SLOT
				00	<b>RxSER_n output pin</b> - The D/E time slots are output to the receive serial data output pin (RxSER_n) pin.
				01	<b>Receive LAPD Controller Block</b> - The D/E time slots are output to Receive LAPD Controller Block.
				10	Reserved
				11	<b>RxFRTD_n output pin-</b> The D/E time slots are output to the receive fractional output pin.

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 12: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

HEX ADDRESS: 0x010C

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	RxDL[1:0]	R/W	00	These bits specif	<b>nk Destination Select[1:0]:</b> y the destination circuitry, that is used to process the vithin the incoming T1 data-stream.
				RxDL[1:0]	DESTINATION CIRCUITRY FOR RECEIVE DATA-LINK
				00	Receive LAPD Controller Block # 1 andRxSER_n - The Data Link bits are routed to theReceive LAPD Controller block #1 and theRxSER_n output pinNote:LAPD Controller #1 is the only LAPDcontroller that can be used to extractLAPD messages through the data link bits
				01	<b>RxSER_n-</b> The Data Link bits are routed to the RxSER_n output pin.
				10	<b>RxOH_n and RxSER_n</b> - The Data Link bits are routed to the RxOH_n and RxSER_n output pins.
				11	Data Link bits are forced to 1.





#### TABLE 13: RECEIVE SIGNALING CHANGE REGISTER 0 (RSCR 0)

HEX ADDRESS: 0x010D

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Ch. 0	RUR	0	These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 0 through 7 within the incoming T1 data-
6	Ch. 1	RUR	0	stream, has changed since the last read of this register, as depicted
5	Ch.2	RUR	0	below. 0 - CAS data (for Time-slots 0 through 7) has NOT changed since the
4	Ch.3	RUR	0	last read of this register.
3	Ch.4	RUR	0	1 - CAS data (for Time-slots 0 through 7) HAS changed since the last read of this register.
2	Ch.5	RUR	0	<b>Notes:</b> This register is only active if the incoming T1 data-stream is using Channel Associated Signaling.
1	Ch.6	RUR	0	
0	Ch.7	RUR	0	

#### TABLE 14: RECEIVE SIGNALING CHANGE REGISTER 1(RSCR 1)

#### HEX ADDRESS: 0x010E

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Ch.8	RUR	0	These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 8 through 15 within the incoming T1 data-
6	Ch.9	RUR	0	stream, has changed since the last read of this register, as depicted
5	Ch.10	RUR	0	below. 0 - CAS data (for Time-slots 8 through 15) has NOT changed since the
4	Ch.11	RUR	0	last read of this register.
3	Ch.12	RUR	0	1 - CAS data (for Time-slots 8 through 15) HAS changed since the last read of this register.
2	Ch.13	RUR	0	This register is only active if the incoming T1 data-stream is using Channel Associated Signaling.
1	Ch.14	RUR	0	Channel Associated Signaling.
0	Ch.15	RUR	0	

### TABLE 15: RECEIVE SIGNALING CHANGE REGISTER 2 (RSCR 2)

#### HEX ADDRESS: 0x010F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Ch.16	RUR	0	These bits indicate whether the Channel Associated signaling data, associ- ated with Time-Slots 16 through 23 within the incoming T1 data-stream, has
6	Ch.17	RUR	0	changed since the last read of this register, as depicted below.
5	Ch.18	RUR	0	0 - CAS data (for Time-slots 16 through 23) has NOT changed since the last read of this register.
4	Ch.19	RUR	0	1 - CAS data (for Time-slots 16 through 23) HAS changed since the last read
3	Ch.20	RUR	0	of this register. <b>Note:</b> This register is only active if the incoming T1 data-stream is using
2	Ch.21	RUR	0	Channel Associated Signaling.
1	Ch.22	RUR	0	
0	Ch.23	RUR	0	

TABLE 16: RECEIVE IN FRAME R	REGISTER (RIFR)
------------------------------	-----------------

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	In Frame	RO	0	In Frame State
				This READ-ONLY bit indicates whether the Receive T1 Framer block is currently declaring the "In-Frame" condition with the incoming T1 data-stream.
				0 - Indicates that the Receive T1 Framer block is currently declaring the LOF (Loss of Frame) Defect condition.
				1 - Indicates that the Receive T1 Framer block is currently declaring itself to be in the "In-Frame" condition.
6-0	Reserved	-	-	Reserved (E1 Mode Only)

TABLE 17: DATA LINK CONTROL REGISTER (DLCR1)
--

TABLE 17: DATA LINK CONTROL REGISTER (DLCR1)	
--	--

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SLC-96 Data Link Enable	R/W	0	<ul> <li>SLC®96 DataLink Enable</li> <li>This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message.</li> <li>0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted.</li> <li>1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages.</li> <li>This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.</li> </ul>
6	MOS ABORT Disable	R/W	0	<ul> <li>MOS ABORT Disable:</li> <li>This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 1. If the user enables this feature, then Transmit HDLC Controller block # 1 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message.</li> <li>If the user disables this feature, then the Transmit HDLC Controller Block # 1 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message.</li> <li>0 - Enables the "Automatic MOS Abort" feature</li> <li>1 - Disables the "Automatic MOS Abort" feature</li> </ul>
5	Rx_FCS_DIS	R/W	0	<ul> <li>Receive Frame Check Sequence (FCS) Verification Enable/Disable</li> <li>This bit permits the user to configure the Receive HDLC Controller</li> <li>Block # 1 to compute and verify the FCS value within each incoming</li> <li>LAPD message frame.</li> <li>0 - Enables FCS Verification</li> <li>1 - Disables FCS Verification</li> </ul>



HEX ADDRESS: 0x0113



1



# TABLE 17: DATA LINK CONTROL REGISTER (DLCR1)

HEX ADDRESS: 0x0113

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #1 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	<ul> <li>Transmit ABORT</li> <li>This bit configures the Transmit HDLC Controller Block #1 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal.</li> <li>0 - Configures the Transmit HDLC Controller Block # 1 to function normally (e.g., not transmit the ABORT sequence).</li> <li>1 - Configures the Transmit HDLC Controller block # 1 to transmit the ABORT Sequence.</li> </ul>
2	Tx_IDLE	R/W	0	<ul> <li>Transmit Idle (Flag Sequence Byte)</li> <li>This bit configures the Transmit HDLC Controller Block #1 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages).</li> <li>O - Configures the Transmit HDLC Controller Block # 1 to transmit data-link information in a "normal" manner.</li> <li>1 - Configures the Transmit HDLC Controller block # 1 to transmit a repeating string of Flag Sequence Octets (0x7E).</li> <li>Note: This bit is ignored if the Transmit HDLC1 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.</li> </ul>

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 17: DATA LINK CONTROL REGISTER (DLCR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	Tx_FCS_EN	R/W	0	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 1 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message.
				0 - Configures the Transmit HDLC Controller block # 1 to NOT com- pute and append the FCS octets to the back-end of each outbound MOS data-link message.
				1 - Configures the Transmit HDLC Controller block # 1 TO COM- PUTE and append the FCS octets to the back-end of each outbound MOS data-link message.
				<b>Note:</b> This bit is ignored if the transmit HDLC1 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send
				This bit permits the user to enable LAPD transmission through HDLC Controller Block # 1 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames.
				0 - Transmit HDLC Controller block # 1 BOS message Send.
				1 - Transmit HDLC Controller block # 1 MOS message Send.
				<b>Note:</b> This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.



HEX ADDRESS: 0x0113



#### TABLE 18: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR1)

HEX ADDRESS: 0x0114

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxHDLC1 BUFAvail/ BUFSel	R/W	0	<ul> <li>Transmit HDLC1 Buffer Available/Buffer Select</li> <li>This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below.</li> <li>If the user is writing data into this register bit:</li> <li>0 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within "Transmit HDLC1 Buffer # 0", via the Data Link channel to the remote terminal equipment.</li> <li>1 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within the "Transmit HDLC1 Buffer #1", via the Data Link channel to the remote terminal equipment.</li> <li>If the user is reading data from this register bit:</li> <li>0 - Indicates that "Transmit HDLC1 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 0" - Address location: 0x0600.</li> <li>1 - Indicates that "Transmit HDLC1 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 0" - Address location: 0x0600.</li> <li>1 - Indicates that "Transmit HDLC1 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 1" - Address location: 0x0700.</li> <li>NOTE: If one of these Transmit HDLC1 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC1 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the in-</li> </ul>
6-0	TDLBC[6:0]	R/W	0000000	use buffer is not permitted. <b>Transmit HDLC1 Message - Byte Count</b> The exact function of these bits depends on whether the Transmit HDLC 1 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. <b>In BOS MODE:</b> These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC1 controller gener- ates the Transmit End of Transfer (TxEOT) interrupt and halts trans- mission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. <b>In MOS MODE:</b> These bit fields contain the length, in number of octets, of the mes- sage to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.

## TABLE 19: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	<ul> <li>Receive HDLC1 Buffer-Pointer</li> <li>This bit Identifies which Receive HDLC1 buffer contains the most recently received HDLC1 message.</li> <li>0 - Indicates that Receive HDLC1 Buffer # 0 contains the contents of the most recently received HDLC message.</li> <li>1 - Indicates that Receive HDLC1 Buffer # 1 contains the contents of the most recently received HDLC1 Buffer # 1 contains the contents of the most recently received HDLC1 Buffer # 1 contains the contents of the most recently received HDLC1 Buffer # 1 contains the contents of the most recently received HDLC1 Buffer # 1 contains the contents of the most recently received HDLC1 Buffer # 1 contains the contents of the most recently received HDLC message.</li> </ul>
6-0	RDLBC[6:0]	R/W	0000000	<ul> <li>Receive HDLC Message - byte count</li> <li>The exact function of these bits depends on whether the Receive HDLC Controller Block #1 is configured to receive MOS or BOS messages.</li> <li>In BOS Mode:</li> <li>These seven bits contain the number of repetitions the BOS mes- sage must be received before the Receive HDLC1 controller gener- ates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated.</li> <li>In MOS Mode:</li> <li>These seven bits contain the size in bytes of the HDLC1 message that has been received and written into the Receive HDLC buffer.</li> <li>The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.</li> </ul>



#### **XRT86VL30**



#### TABLE 20: SLIP BUFFER CONTROL REGISTER (SBCR)

HEX ADDRESS: 0x0116

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION		
7	TxSB_ISFIFO	R/W	0	<ul> <li>Transmit Slip Buffer Mode</li> <li>This bit permits the user to configure the Transmit Slip Buffer to function as either "Slip-Buffer" Mode, or as a "FIFO", as depicted below.</li> <li>0 - Configures the Transmit Slip Buffer to function as a "Slip-Buffer".</li> <li>1 - Configures the Transmit Slip Buffer to function as a "FIFO".</li> <li>Note: Transmit slip buffer is only used in high-speed or multiplexed mode where TxSERCLKn must be configured as inputs only. Users must make sure that the "Transmit Direction" timing (i.e. TxMSYNC) and the TxSerClk input clock signal are synchronous to prevent any transmit slips from occuring.</li> <li>Note: The data latency is dictated by FIFO Latency in the FIFO Latency Register (register 0x0117).</li> </ul>		
6-5	Reserved	-	-	Reserved		
4	SB_FORCESF	R/W	0	Force Signaling Freeze This bit permits the user to freeze any signaling update on the RxSIGn output pin as well as the Receive Signaling Array Register -RSAR (0x0500-0x051F) until this bit is cleared. 0 = Signaling on RxSIG and RSAR is updated immediately. 1 = Signaling on RxSIG and RSAR is not updated until this bit is set to '0'.		
3	SB_SFENB	R/W	0	<ul> <li>Signal Freeze Enable Upon Buffer Slips</li> <li>This bit enables signaling freeze for one multiframe after the receive buffer slips.</li> <li>If signaling freeze is enabled, then the "Receive Channel" will freeze all signaling updates on RxSIG pin and RSAR (0x0500-0x051F) for at least "one-multiframe" period, after a "slip-event" has been detected within the "Receive Slip Buffer".</li> <li>0 = Disables signaling freeze for one multi-frame after receive buffer slips.</li> <li>1 = Enables signaling freeze for one multi-frame after receive buffer slips.</li> </ul>		
2	SB_SDIR	R/W	1	<ul> <li>Slip Buffer (RxSync) Direction Select</li> <li>This bit permits user to select the direction of the receive frame boundary (RxSYNC) signal if the receive buffer is enabled. (i.e. SB_ENB[1:0] = 01 or 10). If slip buffer is bypassed, RxSYNC is always an output pin.</li> <li>0 = Selects the RxSync signal as an output</li> <li>1 = Selects the RxSync signal as an input</li> </ul>		

#### TABLE 20: SLIP BUFFER CONTROL REGISTER (SBCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION						
1	SB_ENB(1) SB_ENB(0)	R/w R/W	0	These bits select modes of operation for the receive slip buffer. These two						
				00/11 Receive Slip Buffer is Output Output bypassed						
				01	Slip Buffer Mode	Input	Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input			
				by the 'FIFO Laten	FIFO data latency can be programmed by the 'FIFO Latency Register' (Address =	Input	Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input			
				the		al for this partic	input pin is synchronized to ular channel to prevent any			

#### TABLE 21: FIFO LATENCY REGISTER (FFOLR)

#### HEX ADDRESS: 0x0117

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-5	Reserved	-	-	Reserved
4-0	Rx Slip Buffer FIFO	R/W	00100	Receive Slip Buffer FIFO Latency[4:0]:
	Latency[4:0]			These bits permit the user to specify the "Receive Data" Latency (in terms of RxSerClk_n clock periods), whenever the Receive Slip Buffer has been configured to operate in the "FIFO" Mode.
				<b>Note:</b> These bits are only active if the Receive Slip Buffer has been configured to operate in the FIFO Mode.





#### TABLE 22: DMA 0 (WRITE) CONFIGURATION REGISTER (D0WCR)

HEX ADDRESS: 0x0118

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	DMA0 RST	R/W	0	<ul> <li>DMA_0 Reset</li> <li>This bit resets the transmit DMA (Write) channel 0.</li> <li>0 = Normal operation.</li> <li>1 = A zero to one transition resets the transmit DMA (Write) channel 0.</li> </ul>
6	DMA0 ENB	R/W	0	<ul> <li>DMA_0 Enable</li> <li>This bit enables the transmit DMA_0 (Write) interface. After a transmit DMA is enabled, DMA transfers are only requested when the transmit buffer status bits indicate that there is space for a complete message or cell.</li> <li>The DMA write channel is used by the external DMA controller to transfer data from the external memory to the HDLC buffers within the T1 Framer. The DMA Write cycle starts by T1 Framer asserting the DMA Request (REQ0) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK0) 'low' to indicate that it is ready to start the transfer. The external DMA controller should place new data on the Microprocessor data bus each time the Write Signal is Strobed low if the WR is configured as a Write Strobe. If WR is configured as a direction signal, then the external DMA controller would place new data on the Microprocessor data bus each time the Read Signal (RD) is Strobed low.</li> <li>0 = Disables the transmit DMA_0 (Write) interface</li> </ul>
5	WR TYPE	R/W	0	Write Type Select This bit selects the function of the $\overline{WR}$ signal. 0 = $\overline{WR}$ functions as a direction signal (indicates whether the current bus cycle is a read or write operation) and $\overline{RD}$ functions as a data strobe signal. 1 = $\overline{WR}$ functions as a write strobe signal
4 - 3	Reserved	-	-	Reserved
2	DMA0_CHAN(2)	R/W	0	Channel Select
1	DMA0_CHAN(1)	R/W	0	These three bits select which T1 channel within the XRT86VL30 uses the Transmit DMA_0 (Write) interface.
0	DMA0_CHAN(0)	R/W	0	000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved

#### TABLE 23: DMA 1 (READ) CONFIGURATION REGISTER (D1RCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved	-	-	Reserved
7	DMA1 RST	R/W	0	<ul> <li>DMA_1 Reset</li> <li>This bit resets the Receive DMA (Read) Channel 1</li> <li>0 = Normal operation.</li> <li>1 = A zero to one transition resets the Receive DMA (Read) channel 1.</li> </ul>
6	DMA1 ENB	R/W	0	<b>DMA1_ENB</b> This bit enables the Receive DMA_1 (Read) interface. After a receive DMA is enabled, DMA transfers are only requested when the receive cell buffer contains a complete message or cell. The DMA read channel is used by the T1 Framer to transfer data from the HDLC buffers within the T1 Framer to external memory. The DMA Read cycle starts by T1 Framer asserting the DMA Request (REQ1) 'low', then the external DMA controller should drive the DMA Acknowl- edge (ACK1) 'low' to indicate that it is ready to receive the data. The T1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the RD is configured as a Read Strobe. If RD is configured as a direction signal, then the T1 Framer would place new data on the Microprocessor data bus each time the Write Signal (WR) is Strobed low. 0 = Disables the DMA_1 (Read) interface 1 = Enables the DMA_1 (Read) interface
5	RD TYPE	R/W	0	<b>READ Type Select</b> This bit selects the function of the $\overline{RD}$ signal. $0 = \overline{RD}$ functions as a Read Strobe signal $1 = \overline{RD}$ acts as a direction signal (indicates whether the current bus cycle is a read or write operation), and $\overline{WR}$ works as a data strobe.
4 - 3	Reserved	-	-	Reserved
2	DMA1_CHAN(2)	R/W	0	Channel Select
1	DMA1_CHAN(1)	R/W	0	These three bits select which T1 channel within the chip uses the Receive DMA_1 (Read) interface.
0	DMA1_CHAN(0)	R/W	0	000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved





#### TABLE 24: INTERRUPT CONTROL REGISTER (ICR)

HEX ADDRESS: 0x011A

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-3	Reserved	-	-	Reserved
2	INT_WC_RUR	R/W	0	Interrupt Write-to-Clear or Reset-upon-Read Select
				This bit configures all Interrupt Status bits to be either Reset Upon Read or Write-to-Clear
				0= Configures all Interrupt Status bits to be Reset-Upon-Read (RUR).
				1= Configures all Interrupt Status bits to be Write-to-Clear (WC).
1	ENBCLR	R/W	0	Interrupt Enable Auto Clear
				This bit configures all interrupt enable bits to clear or not clear after reading the interrupt status bit.
				0= Configures all Interrupt Enable bits to not cleared after reading the interrupt status bit. The corresponding Interrupt Enable bit will stay 'high' after reading the interrupt status bit.
				1= Configures all interrupt Enable bits to clear after reading the interrupt status bit. The corresponding interrupt enable bit will be set to 'low' after reading the interrupt status bit.
0	INTRUP_ENB	R/W	0	Interrupt Enable for Framer_n
				This bit enables or disables the entire T1 Framer Block for Interrupt Generation.
				0 = Disables the T1 framer block for Interrupt Generation
				1 = Enables the T1 framer block for Interrupt Generation

#### TABLE 25: LAPD SELECT REGISTER (LAPDSR)

#### HEX ADDRESS: 0x011B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
[7:2]	Reserved	-	-	Reserved
[1:0]	HDLC Controller	R/W	0	HDLC Controller Select[1:0]:
	Select[1:0]		These bits permit the user to select any of the three (3) HDLC Con- trollers that he/she will use within this particular channel, as depicted below.	
				00 & 11 - Selects HDLC Controller # 1
				01 - Selects HDLC Controller # 2
				10 - Selects HDLC Controller # 3

#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 26: CUSTOMER INSTALLATION ALARM GENERATION REGISTER (CIAGR)

HEX ADDRESS: 0x011C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
[7:4]	Reserved	-	-	Reserved
[3:2]	CIAG	R/W	00	CI Alarm Transmit (Only in ESF) These two bits are used to enable or disable AIS-CI or RAI-CI gen- eration in T1 ESF mode only. Alarm Indication Signal-Customer Installation (AIS-CI) and Remote Alarm Indication-Customer Installation (RAI-CI) are intended for use in a network to differentiate between an issue within the network or the Customer Installation (CI). AIS-CI AIS-CI AIS-CI is an all ones signal with an embedded signature of 01111100 11111111 (right-to left) which recurs at 386 bit intervals in- the DS-1 signal. RAI-CI Remote Alarm Indication - Customer Installation (RAI-CI) is a repeti- tive pattern with a period of 1.08 seconds. It comprises 0.99 sec- onds of RAI message (00000000 11111111 Right-to-left) and a 90 ms of RAI-CI signature (00111110 11111111 Right to left) to form a RAI-CI signal. RAI-CI applies to T1 ESF framing mode only. 00/11 = Disables RAI-CI or AIS-CI alarms generation
				01 = Enables unframed AIS-CI alarm generation 10 = Enables RAI-CI alarm generation
[1:0]	CIAD	R/W	00	<b>CI Alarm Detect (Only in ESF)</b> These two bits are used to enable or disable RAI-CI or AIS-CI alarm detection in T1 ESF mode only. 00/11 = Disables the RAI-CI or AIS-CI alarm detection 01 = Enables the unframed AIS-CI alarm detection 10 = Enables the RAI-CI alarm detection





#### TABLE 27: PERFORMANCE REPORT CONTROL REGISTER (PRCR)

HEX ADDRESS: 0x011D

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7	LBO_ADJ_ENB	R/W	0	<ul> <li>Transmit Line Build Out Auto Adjustment:</li> <li>This bit is used to enable or disable the transmit line build out auto adjustment feature. When the transmitter of the device is sending AIS condition, the transmit line build out will automatically be adjust to one setting lower if this feature is enabled. (Please refer to the EQC[4:0] bits in register 0x0F00 for different settings of Transmit Line Build Out). This feature is designed to for power saving purposes when an AIS signal is being transmitted.</li> <li>1 - Enables the transmit line build out auto adjustment feature.</li> <li>0 - Disables the transmit line build out auto adjustment feature.</li> <li>Note: This feature is only available for T1 short haul applications.</li> </ul>	
6	RLOS_OUT_ENB	R/W	1	RLOS Output Enable:         This bit is used to enable or disable the Receive LOS (RLOS_n) out put pins.         0 - Disables the RLOS output pin.         1 - Enables the RLOS output pin.	
[5-3]	Reserved	-	-	Reserved.	
2	C/R_BIt	R/W	0	performance repo 0 - Outgoing C/R	er to control the value of C/R bit within an outgoing ort. bit will be set to'0' bit will be set to'1'
[1:0]	APCR	R/W	00	Automatic Performance Control/Response Report         These bits automatically generates a summary report of the P status so that it can be inserted into an out going LAPD messa         Automatic performance report can be generated every time th bits transition from 'b00' to 'b01'or automatically every one see The table below describes the different APCR[1:0] bits settings         APCR[1:0]       Source For Receive D/E TIMESLOTS	
				00/11	No performance report issued
				01	Single performance report is issued when these bits transitions from 'b00' to b'01'.
				10	Automatically issues a performance report every one second

Framer block.

the user.

# **XRT86VL30**

Віт

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION


#### TABLE 28: GAPPED CLOCK CONTROL REGISTER (GCCR)

	TONCTION	IIFE	DEFAULT	DESCRIPTION-OF ERATION
7	FrOutclk	R/W	0	Framer Output Clock Reference This bit is used to enable or disable high-speed T1 rate on the T1OSCCLK and the E1OSCCLK output pins. By default, the output clock reference on T1OSCCLK and E1OSCCLK output pins are set to 1.544MHz/2.048MHz respectively. By setting this bit to a "1", the output clock reference on the T1OSCLK and the E1OSCCLK are changed to 49.408MHz/ 65.536MHz respectively. 0 = Disables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins. 1 = Enables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins.
[6:2]	Reserved	-	-	Reserved
1	TxGCCR	R/W	0	Transmit Gapped Clock InterfaceThis bit is used to enable or disable the transmit gapped clock inter- face operating at 2.048Mbit/s in DS-1 mode. In this application, 63 gaps (missing data) are inserted so that the overall bit rate is reduced to 1.544Mbit/s.If the transmit Gapped Clock Interface is enabled: TxMSYNC is used as the 2.048MHz Gapped Clock Input.TxSER is used as the 2.048MHz Gapped Data Input.TxSERCLK must be a 1.544MHz clock interface.1 = Enables the transmit gapped clock interface.
0	RxGCCR	R/W	0	Receive Gapped Clock Interface This bit is used to enable or disable the receive gapped clock inter- face operating at 2.048Mbit/s in DS-1 mode. In this application, 63 gaps (missing data) are extracted so that the overall bit rate is reduced to 1.544Mbit/s. If the Receive Gapped Clock Interface is enabled:

RxSERCLK should be configured as a Gapped clock input at 2.048MHz so that a 2.048MHz Gapped Clock can be applied to the

0 = Disables the Receive Gapped Clock Interface 1 = Enables the Receive Gapped Clock Interface

RxSER is used as the 2.048MHz Gapped Data Output. The position of the gaps will be determined by the gaps placed on RxSERCLK by





#### HEX ADDRESS: 0x011E



#### TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

HEX ADDRESS:0x0120

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSyncFrD	R/W	0	<ul> <li>Tx Synchronous fraction data interface</li> <li>This bit selects whether TxCHCLK or TxSERCLK will be used for fractional data input if fractional interface is enabled. If TxSERCLK is selected to clock in fractional data input, TxCHCLK will be used as an enable signal</li> <li>0 = Fractional data is clocked into the chip using TxChCLK if fractional data interface is enabled.</li> <li>1 = Fractional data is clocked into the chip using TxSerClk. TxChClk is used as fractional data enable.</li> <li>Note: The Time Slot Identifier Pins (TxChn[4:0]) still indicates the time slot number if fractional data interface is not enabled. Fractional Interface can be enabled by setting TxFr1544 to 1</li> </ul>
6	Reserved	-	-	Reserved
5	TxPLClkEnb/ TxSync Is Low	R/W	0	Transmit payload clock enable/TxSYNC is Active Low This exact function of this bit depends on whether the T1 framer is configured to operate in base rate or high speed modes of operation. If the T1 framer is configured to operate in base rate - TxPayload Clock: This bit configures the framer to output a regular clock or a payload clock on the transmit serial clock (TxSERCLK) pin when TxSERCLK is configured to be an output. 0 = Configures the framer to output a 1.544MHz clock on the TxSERCLK pin when TxSERCLK is configured as an output. 1 = Configures the framer to output a 1.544MHz clock on the TxSERCLK pin when transmitting payload bits. There will be gaps on the TxSERCLK output pin when transmitting overhead bits. If the T1 framer is configured to operate in high-speed or multiplexed modes - TxSYNC is Active Low: This bit is used to select whether the transmit frame boundary (TxSYNC) is active low or active high. 0 = Selects TxSync to be active "High" 1 = Selects TxSync to be active "Low"

#### TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
4	TxFr1544	R/W	0	Fractional/Signaling Interface Enabled This bit is used to enable or disable the transmit fractional data interface, sig- naling input, as well as the 32MHz transmit clock and the transmit overhead Signal output.
				0 = Configures the 5 time slot identifier pins (TxChn[4:0]) to output the channel number as usual.
				1 = Configures the 5 time slot identifier pins (TxChn[4:0]) to function as the fol- lowing:
				TxChn[0] becomes the Transmit Serial SIgnaling pin (TxSIG_n) for signaling inputs. Signaling data can now be input from the TxSIG pin if configured appropriately.
				TxChn[1] becomes the Transmit Fractional Data Input pin (TxFrTD_n) for frac- tional data input. Fractional data can now be input from the TxFrTD pin if con- figured appropriately.
				TxChn[2] becomes the 32 MHz transmit clock output
				TxChn[3] becomes the Transmit Overhead Signal which pulses high on the first bit of each multi-frame.
				<b>Note:</b> This bit has no effect in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, TxCHN[0] functions as TxSIGn for signaling input.
3	TxICLKINV	R/W	0	Transmit Clock Inversion (Backplane Interface)
				This bit selects whether data transition will happen on the rising or falling edge of the transmit clock.
				<ul><li>0 = Selects data transition to happen on the rising edge of the transmit clocks.</li><li>1 = Selects data transition to happen on the falling edge of the transmit clocks.</li></ul>
				<b>Note:</b> This feature is only available for base rate configuration (i.e. non- highspeed, and non-multiplexed modes).
2	TxMUXEN	R/W	0	Multiplexed Mode Enable
				This bit enables or disables the multiplexed mode. When multiplexed mode is enable, multiplexed data of four channels at 12.352 or 16.384MHz are demultiplexed inside the transmit framer and sent to 2 channels on the line side. The backplane speed will be running at either 12.352 or 16.384MHz depending on the multiplexed mode selected by TxIMODE[1:0] of this register. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode.





SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	TxIMODE[1:0]	R/W	00	two bits depends or Table 30 and Table plexed and multiple	the transmit interface speed. The exact function of these n whether Multiplexed mode is enabled or disabled. 31 shows the functions of these two bits for non-multi-
				TxIMODE[1:0]	TRANSMIT INTERFACE SPEED
				00	1.544Mbit/s Base Rate Mode: Transmit Backplane interface signals include: TxSERCLK is an input or output clock at 1.544MHz TxMSYNC is the superframe boundary at 3ms (ESF) or 1.5ms (SF) TxSYNC is the single frame boundary at 125 us TxSER is the base-rate data input
				01	2.048Mbit/s (High-Speed MVIP Mode): Transmit backplane interface signals include: TxSERCLK is an input clock at 1.544MHz TxMSYNC is the high speed input clock at 2.048MHz to input high-speed data TxSYNC can be configured as a single frame or super- frame boundary, depending on the setting of bit 5 of reg- ister 0x0109 TxSER is the high-speed data input
				10	<ul> <li>4.096Mbit/s High-Speed Mode:</li> <li>Transmit Backplane interface signals include:</li> <li>TxSERCLK is an input clock at 1.544MHz</li> <li>TxMSYNC will become the high speed input clock at 4.096MHz to input high-speed data</li> <li>TxSYNC can be configured as a single frame or superframe boundary, depending on the setting of bit 5 of register 0x0109</li> <li>TxSER is the high-speed data input</li> </ul>
				11	8.192Mbit/s High-Speed Mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 1.544MHz TxMSYNC will become the high speed input clock at 8.192MHz to input high-speed data TxSYNC can be configured as a single frame or super- frame boundary, depending on the setting of bit 5 of reg- ister 0x0109 TxSER is the high-speed data input

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

 TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION		
1-0	TxIMODE[1:0]	R/W	00	(Continued) TABLE 31: TRANSMIT INTERFACE SPEED WHEN MULTIPLEXED MODE IS ENABLED (TXMUXEN = 1)			
				TxIMODE[1:0]	TRANSMIT INTERFACE SPEED		
				00	<b>Bit-Multiplexed Mode at 12.352MHz is Enabled:</b> Transmit backplane interface is taking four-channel mul- tiplexed data at a rate of 12.352Mbit/s from channel 0 and bit-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the framing bit of each DS-1 frame.		
				01	<b>Bit-Multiplexed Mode at 16.384MHz is Enabled:</b> Transmit backplane interface is taking four-channel mul- tiplexed data at a rate of 16.384Mbit/s from channel 0 and bit-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the framing bit of each DS-1 frame.		
				10	<b>HMVIP High-Speed Multiplexed Mode Enabled:</b> Transmit backplane interface is taking four-channel mul- tiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output on channels 0 through 3. The TxSYNC signal pulses "High" during the last two bits of the previous DS- 1 frame and the first two bits of the current DS-1 frame.		
				11	<b>H.100 High-Speed Multiplexed Mode Enabled:</b> Transmit backplane interface is taking four-channel mul- tiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the last bit of the previous DS-1 frame and the first bit of the current DS-1 frame.		
				TxSERCLK is an ir TxMSYNC will bec input high-speed m TxSYNC can be co depending on the s TxSER is the high- <b>Note:</b> In high spee	ne interface signals include: nput clock at 1.544MHz ome the highspeed input clock at 12.352 or 16.384MHz to nultiplexed data on the back-plane interface onfigured as a single frame or super-frame boundary, setting of bit 5 of register 0x0109 speed data input ed mode, transmit data is sampled on the rising edge of the 16MHz clock edge.		





#### REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 32: BERT CONTROL & STATUS REGISTER (BERTCSR0)

HEX ADDRESS: 0x0121

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTIO	DN-OPERATION	
7-4	Reserved	-	-	These bits are not used		
3	BERT_Switch	R/W	0	BERT Switch		
				This bit enables or disables the I XRT86VL30 device.	BERT switch function within the	
				switched between the receive ar framer will generate the BERT p backplane interface, and T1 Trai transmit backplane interface for LOCK if BERT has locked onto t	attern and insert it onto the receive nsmit Framer will be monitoring the BERT pattern and declare BERT he input pattern.	
				If BERT switch is disabled, T1 To BERT pattern to the line interfac monitoring the line for BERT pat BERT has locked onto the input	e and the receive framer will be tern and declare BERT LOCK if	
				0 = Disables the BERT Switch F	eature.	
				1 = Enables the BERT Switch Fe	eature.	
2	BER[1]	R/W	0	Bit Error Rate		
1	BER[0]	R/W	0         Bit Error Rate           0         This bit is used to insert BERT bit error at the rates preserve table below. The exact function of this bit depends on why switch function is enabled or not. (bit 3 within this register If the BERT switch function is disabled, bit error will be in the T1 transmit framer out to the line interface if this bit i If the BERT switch function is enabled, bit error will be in the T1 receive framer out to the receive backplane interfact bit is enabled.			
				BER[1:0]	BIT ERROR RATE	
					or insertion to the transmit output splane interface	
					erted to the transmit output or ane interface at a rate of 1/1000 e Thousand)	
				receive backpla	erted to the transmit output or ane interface at a rate of 1/ e out of one million)	
				(one out of one 10 Bit Error is inse receive backpla	e Thousand) erted to the tran ane interface at	

#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 32: BERT CONTROL & STATUS REGISTER (BERTCSR0)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
<b>В</b> п 0	UnFramedBERT	R/W	0	<b>DESCRIPTION-OPERATION</b> <b>Unframed BERT Pattern</b> This bit enables or disables unframed BERT pattern generation (i.e. All timeslots and framing bits are all BERT data). The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 within this register). If BERT switch function is disabled, T1 Transmit Framer will gener- ate an unframed BERT pattern to the line side if this bit is enabled. If PRBS switch function is enabled, T1 Receive Framer will generate an unframed BERT pattern to the receive backplane interface if this bit is enabled. 0 - Enables an unframed BERT pattern generation to the line inter- face or to the receive backplane interface 1 - Disables an unframed BERT pattern generation to the line inter-
				face or to the receive backplane interface



#### TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RxSyncFrD	R/W	0	<ul> <li>Receive Synchronous fraction data interface</li> <li>This bit selects whether RxCHCLK or RxSERCLK will be used for fractional data output if receive fractional interface is enabled. If RxSERCLK is selected to clock out fractional data, RxCHCLK will be used as an enable signal</li> <li>0 = Fractional data Is clocked out of the chip using RxChCLK if the receive fractional interface is enabled.</li> <li>1 = Fractional data is clocked out of the chip using RxSerClk if the receive fractional interface is enabled.</li> <li>1 = Fractional data is clocked out of the chip using RxSerClk if the receive fractional interface is enabled. RxChClk is used as fractional data enable.</li> <li>Note: The Time Slot Identifier Pins (RxChn[4:0]) still indicates the time slot number if the receive fractional data interface is not enabled. Fractional Interface can be enabled by setting RxFr1544 to 1</li> </ul>
6	Reserved	-	-	Reserved
5	RxPLClkEnb/ RxSync is low	R/W	0	<ul> <li>Receive payload clock enable/RxSYNC is Active Low</li> <li>This exact function of this bit depends on whether the T1 framer is configured to operate in base rate or high speed modes of operation.</li> <li>If the T1 framer is configured to operate in base rate - TxPayload Clock:</li> <li>This bit configures the T1 framer to either output a regular clock or a payload clock on the receive serial clock (RxSERCLK) pin when RxSERCLK is configured to be an output.</li> <li>0 = Configures the framer to output a 1.544MHz clock on the RxSERCLK pin when RxSERCLK is configured as an output.</li> <li>1 = Configures the framer to output a 1.544MHz clock on the RxSERCLK pin when receiving payload bits. There will be gaps on the RxSERCLK output pin when receiving overhead bits.</li> <li>If the T1 framer is configured to operate in high-speed or multiplexed modes - RxSYNC is Active Low:</li> <li>This bit is used to select whether the receive frame boundary (RxSYNC) is active low or active high.</li> <li>0 = Selects RxSync to be active "Low"</li> </ul>



**XRT86VL30** 

#### TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
4	RxFr1544	R/W	0	<ul> <li>Receive Fractional/Signaling Interface Enabled</li> <li>This bit is used to enable or disable the receive fractional output interface, receive signaling output, the serial channel number output, as well as the 8kHz and the received recovered clock output. This bit only functions when the device is configured in non-high speed or multiplexed modes of operations.</li> <li>If the device is configured in base rate:</li> <li>0 = Configures the 5 time slot identifier pins (RxChn[4:0]) to output the channel number in parallel as usual.</li> <li>1 = Configures the 5 time slot identifier pins (RxChn[4:0]) into the following different functions:</li> <li>RxChn[0] becomes the Receive Serial SIgnaling output pin (RxSIG_n) for signaling outputs. Signaling data can now be output to the RxSIG pin if configured appropriately.</li> <li>RxChn[1] becomes the Receive Fractional Data Output pin (RxFrTD_n) for fractional data output. Fractional data can now be output to the RxFrTD pin if configured appropriately.</li> <li>RxChn[2] outputs the serial channel number</li> <li>RxChn[3] outputs an 8kHz clock signal.</li> <li>RxCHN[4] outputs the received recovered clock signal (1.544MHz for T1)</li> <li>NoTE: This bit has no effect in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, RxCHN[0] outputs the</li> </ul>
3	RxICLKINV	N/A	0	Signaling data and RxCHN[4] outputs the recovered clock.         Receive Clock Inversion (Backplane Interface)         This bit selects whether data transition will happen on the rising or falling edge of the receive clock.         0 = Selects data transition to happen on the rising edge of the receive clocks.         1 = Selects data transition to happen on the falling edge of the receive clocks.         Note:       This feature is only available for base rate configuration (i.e. non-highspeed, or non-multiplexed modes).
2	RxMUXEN	R/W	0	<b>Receive Multiplexed Mode Enable</b> This bit enables or disables the multiplexed mode on the receive side. When multiplexed mode is enable, data of four channels from the line side are multi- plexed onto one serial stream inside the receive framer and output to the back-plane interface on RxSER. The backplane speed will become either 12.352MHz or 16.384MHz once multiplexed mode is enabled. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode.





#### REV. 1.0.1

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

HEX ADDRESS: 0x0122

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION					
1-0	RxIMODE[1:0]	R/W	00	This bit determines tion of these two b enabled or disable bits for non-multipl	<ul> <li>Mode Selection[1:0]</li> <li>s the receive backplane interface speed. The exact funcits depends on whether Receive Multiplexed mode is</li> <li>d. Table 34 and Table 35 shows the functions of these two exed and multiplexed modes.:</li> <li>EIVE INTERFACE SPEED WHEN MULTIPLEXED MODE IS DISABLED (TXMUXEN = 0)</li> </ul>					
				RxIMODE[1:0]	RECEIVE INTERFACE SPEED					
				00	<b>1.544Mbit/s Base Rate Mode</b> Receive backplane interface signals include: RxSERCLK is an input or output clock at 1.544MHz RxSYNC is an input or output signal which indicates the receive singe frame boundary RxSER is the base-rate data output					
				01	2.048Mbit/s High-Speed MVIP Mode: Receive backplane interface signals include: RxSERCLK is an input clock at 2.048MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output					
									10	<b>4.096Mbit/s High-Speed Mode:</b> Receive backplane interface signals include: RxSERCLK is an input clock at 4.096MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output
				11	8.192Mbit/s High-Speed Mode: Receive backplane interface signals include: RxSERCLK is an input clock at 8.192MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output					

#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	RxIMODE[1:0]	R/W	00	(Continued):( TABLE 35: RECI	eive Interface Speed when Multiplexed Mode is Enabled (TXMUXEN = 1)
				TxIMODE[1:0]	TRANSMIT INTERFACE SPEED
				00	<b>Bit-Multiplexed Mode at 12.352MHz is Enabled:</b> Receive backplane interface is taking data from the four LIU input channels 0 through 3 and bit-multiplexing the four-channel data into one 12.352MHz serial stream and output on channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the framing bit of each DS-1 frame.
				01	<b>Bit-Multiplexed Mode at 16.384MHz is Enabled:</b> Receive backplane interface is taking data from the four LIU input channels 0 through 3 and bit-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the framing bit of each T1 frame.
				10	HMVIP High-Speed Multiplexed Mode Enabled:
					Receive backplane interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the last two bits of the previous T1 frame and the first two bits of the current T1 frame.
				11	H.100 High-Speed Multiplexed Mode Enabled: Receive backplane interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the last bit of the previous T1 frame and the first bit of the current T1 frame.
				RxSERCLK is an in the selected multip RxSYNC is an inp The length of RxS RxSER is the high <b>Note:</b> In high spe	ne interface signals include: nput clock at either 12.352MHz or16.384MHz depending on plexed mode. ut signal which indicates the multiplexed frame boundary. YNC depends on the multiplexed mode selected. -speed data output eed mode, receive data is clocked out on the rising edge of z or 16MHz clock edge.





#### TABLE 36: BERT CONTROL & STATUS REGISTER (BERTCSR1)

HEX ADDRESS: 0x0123

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSTyp	R/W	0	<b>PRBS Pattern Type</b> This bit selects the type of PRBS pattern that the T1 Transmit/ Receive framer will generate or detect. PRBS 15 ( $X^{15} + X^{14} + 1$ ) Polynomial or QRTS (Quasi-Random Test Signal) Pattern can be generated by the transmit or receive framer depending on whether PRBS switch function is enabled or not (bit 3 in register 0x0121). If the PRBS Switch function is disabled, T1 transmit framer will gen- erate either PRBS 15 or QRTS pattern and output to the line inter- face. PRBS 15 or QRTS pattern depends on the setting of this bit. If the PRBS Switch function is enabled, T1 receive framer will gener- ate either PRBS 15 or QRTS pattern and output to the receive back plane interface. PRBS 15 or QRTS pattern and output to the receive back plane interface. PRBS 15 or QRTS pattern depends on the setting of this bit. 0 = Enables the PRBS 15 ( $X^{15} + X^{14} + 1$ ) Polynomial generation. 1 = Enables the QRTS (Quasi-Random Test Signal) pattern genera- tion.
6	ERRORIns	R/W	0	<ul> <li>Error Insertion This bit is used to insert a single BERT error to the transmit or receive output depending on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). If the BERT Switch function is disabled, T1 transmit framer will insert a single BERT error and output to the line interface if this bit is enabled. If the BERT Switch function is enabled, T1 receive framer will insert a single BERT error and output to the receive back plane interface if this bit is enabled. A '0' to '1' transition will cause one output bit inverted in the BERT stream. Note: This bit only works if BERT generation is enabled.</li></ul>
5	DATAInv	R/W	0	<ul> <li>BERT Data Invert:</li> <li>This bit inverts the Transmit BERT output data and the Receive</li> <li>BERT input data. The exact function of this bit depends on whether</li> <li>BERT switch function is enabled or not. (bit 3 in register 0x0121).</li> <li>If the BERT Switch function is disabled and if this bit is enabled, T1</li> <li>transmit framer will invert the BERT data before it outputs to the line</li> <li>interface, and the T1 receive framer will invert the incoming BERT</li> <li>data before it receives it.</li> <li>If the BERT Switch function and this bit are both enabled, T1 receive</li> <li>framer will invert the BERT data before it outputs to the line interface, and the T1 transmit framer will invert the incoming BERT</li> <li>data before it receives it.</li> <li>If the BERT Switch function and this bit are both enabled, T1 receive</li> <li>framer will invert the BERT data before it outputs to the line interface, and the T1 transmit framer will invert the incoming BERT data</li> <li>before it receives it.</li> <li>0 - Transmit and Receive Framer will NOT invert the Transmit and Receive BERT data.</li> <li>1 - Transmit and Receive Framer will invert the Transmit and Receive BERT data.</li> </ul>

## TABLE 36: BERT CONTROL & STATUS REGISTER (BERTCSR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
4	RxBERTLock	RO	0	Lock Status This bit indicates whether or not the Receive or Transmit BERT lock has obtained. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). If the BERT Switch function is disabled, T1 receive framer will declare LOCK if BERT has locked onto the input pattern. If the BERT Switch function is disabled, T1 transmit framer will declare LOCK if BERT has locked onto the input pattern. 0 = Indicates the Receive BERT has not Locked onto the input pat- terns. 1 = Indicates the Receive BERT has locked onto the input patterns.
3	RxBERTEnb	R/W	0	Receive BERT Detection/Generation EnableThis bit enables or disables the receive BERT pattern detection or generation. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0x0121).If the BERT switch function is disabled and if this bit is enabled, T1 Receive Framer will detect the incoming BERT pattern from the line side and declare BERT lock if incoming data locks onto the BERT pattern.If the BERT switch function and this bit are both enabled, T1 Trans- mit Framer will detect the incoming BERT pattern from the transmit backplane interface and declare BERT lock if incoming data locks onto the BERT pattern.0 = Disables the Receive BERT pattern detection.1 = Enables the Receive BERT pattern detection.
2	TxBERTEnb	R/W R/W	0	Transmit PRBS Generation Enable This bit enables or disables the Transmit PRBS pattern generator. The exact function of this bit depends on whether PRBS switch function is enabled or not. (bit 3 in register 0x0121). If PRBS switch function is disabled, T1 Transmit Framer will gener- ate the PRBS 15 or QRTS pattern to the line side if this bit is enabled. If PRBS switch function is enabled, T1 Receive Framer will generate the PRBS 15 or QRTS pattern to the receive backplane interface if this bit is enabled. 0 = Disables the Transmit PRBS/QRTS pattern generator. 1 = Enables the Transmit PRBS/QRTS pattern generator. <b>Receive Framer Bypass</b>
1	кхоуразs	K/VV	U	Receive Framer Bypass This bit enables or disables the Receive T1 Framer bypass. 0 = Disables the Receive T1 framer Bypass. 1 = Enables the Receive T1 Framer Bypass.
0	TxBypass	R/W	0	<b>Transmit Framer Bypass</b> This bit enables or disables the Transmit T1 Framer bypass. 0 = Disables the Transmit T1 framer Bypass. 1 = Enables the Transmit T1 Framer Bypass.





#### TABLE 37: LOOPBACK CODE CONTROL REGISTER - CODE 0 (LCCR0)

HEX ADDRESS: 0x0124

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	Code Activation Length he receive loopback code activation length. s supported by the XRT86VL30 as presented
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activa- tion Sequence
				01	Selects 5-bit receive loopback code activa- tion Sequence
				10	Selects 6-bit receive loopback code activa- tion Sequence
				11	Selects 7-bit receive loopback code activa- tion Sequence
5-4	RXLBCDLEN[1:0]	R/W	00	This bit determines th	Code Deactivation Length he receive loopback code deactivation length. s supported by the XRT86VL30 as presented
				RXLBCDLEN[1:0]	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH
				00	Selects 4-bit receive loopback code deactivation Sequence
				01	Selects 5-bit receive loopback code deacti- vation Sequence
				10	Selects 6-bit receive loopback code deacti- vation Sequence
				11	Selects 7-bit receive loopback code deacti- vation Sequence

#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 37: LOOPBACK CODE CONTROL REGISTER - CODE 0 (LCCR0)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
3-2	TXLBCLEN[1:0]	R/W	00	00 <b>Transmit Loopback Code Length</b> This bit determines transmit loopback code length. There are four lengths supported by the XRT86VL30 as presented in the table below	
				TXLBCLEN[1:0]	TRANSMIT LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit transmit loopback code Sequence
				01	Selects 5-bit transmit loopback code Sequence
				10	Selects 6-bit transmit loopback code Sequence
				11	Selects 7-bit transmit loopback code Sequence
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfran	ode iramed or unframed loopback code generation ned" loopback code for transmission. ' loopback code for transmission.
0	AUTOENB	R/W	0	cally upon detecting the the Receive Loopback tion loopback code is of The XRT86VL30 will c loopback code deactiv Code Deactivation reg code is enabled. (Regi 0 = Disables automatic activation code.	* XRT86VL30 in remote loopback automati- ne loopback code activation code specified in a Code Activation Register if Receive activa- enabled (Register address:0x0126). ************************************





#### TABLE 38: TRANSMIT LOOPBACK CODER REGISTER (TLCR)

HEX ADDRESS: 0x0125

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	TXLBC[6:0]	R/W	1010101	<b>Transmit Loopback Code</b> These seven bits determine the transmit loopback code. The MSB of the transmit loopback code is loaded first for transmission.
0	TXLBCENB	R/W	0	Transmit Loopback Code EnableThis bit enables loopback code generation in the transmit path.Transmit loopback code is generated by writing the transmit loop-back code in this register and enabling it using this bit. The lengthand the format of the transmit loopback code is determined by theLoopback Code Control Register (Register address: 0x0124)0 = Disables the transmit loopback code generation.1 = Enables the transmit loopback code generation.

#### TABLE 39: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 0 (RLACR0) Hex Address: 0x0126

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	<b>Receive activation loopback code</b> These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enableThis bit enables the receive loopback activation code detection.Receive loopback activation code is detected by writing theexpected receive activation loopback code in this register andenabling it using this bit.The length and format of the Receive loopback activation code isdetermined by the Loopback Code Control Register (Register0x0124).0 = Disables the receive loopback code activation detection.1 = Enables the receive loopback code activation detection.

#### TABLE 40: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 0 (RLDCR0) Hex Address: 0x0127

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	<b>Receive deactivation loopback code</b> These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	0	<ul> <li>Receive deactivation loopback code enable</li> <li>This bit enables the receive loopback deactivation code detection.</li> <li>Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit.</li> <li>The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register (Register 0x0124).</li> <li>0 = Disables the receive loopback code deactivation detection.</li> <li>1 = Enables the receive loopback code deactivation detection.</li> </ul>

#### TABLE 41: DEFECT DETECTION ENABLE REGISTER (DDER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	DEFDET	R/W		For defect detection per ANSI T1.231-1997 and T1.403-1999, user should leave this bit set to '1'.

## TABLE 42: LOOPBACK CODE CONTROL REGISTER - CODE 1 (LCCR1)

#### HEX ADDRESS: 0x012A

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	Code Activation Length he receive loopback code activation length. s supported as presented in the table below:
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activa- tion Sequence
				01	Selects 5-bit receive loopback code activa- tion Sequence
				10	Selects 6-bit receive loopback code activa- tion Sequence
				11	Selects 7-bit receive loopback code activa- tion Sequence
5-4	RXLBCDLEN[1:0]	R/W	00	This bit determines th	<b>Code Deactivation Length</b> ne receive loopback code deactivation length. s supported as presented in the table below
				RXLBCDLEN[1:0]	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH
				00	Selects 4-bit receive loopback code deacti- vation Sequence
				01	Selects 5-bit receive loopback code deactivation Sequence
				10	Selects 6-bit receive loopback code deactivation Sequence
				11	Selects 7-bit receive loopback code deactivation Sequence





SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 42: LOOPBACK CODE CONTROL REGISTER - CODE 1 (LCCR1)

HEX ADDRESS: 0x012A

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
3-2	TXLBCLEN[1:0]	R/W	00	Transmit Loopback Code Length This bit determines transmit loopback code length. There are four lengths supported as presented in the table below	
				TXLBCLEN[1:0]	TRANSMIT LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit transmit loopback code Sequence
				01	Selects 5-bit transmit loopback code Sequence
				10	Selects 6-bit transmit loopback code Sequence
				11	Selects 7-bit transmit loopback code Sequence
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfran	ode ramed or unframed loopback code generation ned" loopback code for transmission. ' loopback code for transmission.
0	AUTOENB	R/W	0	cally upon detecting the the Receive Loopback tion loopback code is e The XRT86VL30 will ca loopback code deactiv Code Deactivation reg code is enabled. (Regi 0 = Disables automatic activation code.	XRT86VL30 in remote loopback automati- ie loopback code activation code specified in a Code Activation Register if Receive activa- enabled (Register address:0x0126). ancel the remote loopback upon detecting the ation code specified in the Receive Loopback ister if the Receive deactivation loopback

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



#### TABLE 43: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 1 (RLACR1) HEX ADDRESS: 0x012B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable
				This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit.
				The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register (Register 0x0124).
				0 = Disables the receive loopback code activation detection.
				1 = Enables the receive loopback code activation detection.

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	0	<b>Receive deactivation loopback code enable</b> This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Leophack Code Control Register (Register
				<ul> <li>determined by the Loopback Code Control Register (Register 0x0124).</li> <li>0 = Disables the receive loopback code deactivation detection.</li> <li>1 = Enables the receive loopback code deactivation detection.</li> </ul>



#### TABLE 45: LOOPBACK CODE CONTROL REGISTER - CODE 2 (LCCR2)

HEX ADDRESS: 0x012D

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	Code Activation Length he receive loopback code activation length. s supported as presented in the table below:
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activa- tion Sequence
				01	Selects 5-bit receive loopback code activa- tion Sequence
				10	Selects 6-bit receive loopback code activa- tion Sequence
				11	Selects 7-bit receive loopback code activa- tion Sequence
5-4	RXLBCDLEN[1:0]	R/W	00	This bit determines th	Code Deactivation Length ne receive loopback code deactivation length. s supported as presented in the table below
				RXLBCDLEN[1:0]	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH
				00	Selects 4-bit receive loopback code deactivation Sequence
				01	Selects 5-bit receive loopback code deacti- vation Sequence
				10	Selects 6-bit receive loopback code deacti- vation Sequence
				11	Selects 7-bit receive loopback code deacti- vation Sequence

#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



#### TABLE 45: LOOPBACK CODE CONTROL REGISTER - CODE 2 (LCCR2)

HEX ADDRESS: 0x012D

Віт	FUNCTION	Түре	DEFAULT	C	DESCRIPTION-OPERATION
3-2	TXLBCLEN[1:0]	R/W	00		<b>Code Length</b> nsmit loopback code length. There are four presented in the table below
				TXLBCLEN[1:0]	TRANSMIT LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit transmit loopback code Sequence
				01	Selects 5-bit transmit loopback code Sequence
				10	Selects 6-bit transmit loopback code Sequence
				11	Selects 7-bit transmit loopback code Sequence
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfram	ode ramed or unframed loopback code generation ned" loopback code for transmission. loopback code for transmission.
0	AUTOENB	R/W	0	cally upon detecting the the Receive Loopback tion loopback code is e The XRT86VL30 will ca loopback code deactiva Code Deactivation regi code is enabled. (Regi 0 = Disables automatic activation code.	XRT86VL30 in remote loopback automati- e loopback code activation code specified in Code Activation Register if Receive activa- enabled (Register address:0x0126). ancel the remote loopback upon detecting the ation code specified in the Receive Loopback ister if the Receive deactivation loopback



#### TABLE 46: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 2 (RLACR2) Hex Add

HEX ADDRESS: 0x012E

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	<ul> <li>Receive activation loopback code enable</li> <li>This bit enables the receive loopback activation code detection.</li> <li>Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit.</li> <li>The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register (Register 0x0124).</li> <li>0 = Disables the receive loopback code activation detection.</li> <li>1 = Enables the receive loopback code activation detection.</li> </ul>

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	0	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit.
				<ul> <li>The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register (Register 0x0124).</li> <li>0 = Disables the receive loopback code deactivation detection.</li> <li>1 = Enables the receive loopback code deactivation detection.</li> </ul>



#### TABLE 48: TRANSMIT SPRM AND NPRM CONTROL REGISTER (TSPRMCR) Hex Address: 0x0142

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FC_Bit	R/W	0	<b>NPRM FC Bit</b> This bit is used to set the value of the FC bit field within the NPRM report.
6	PA_Bit	R/W	0	<b>NPRM PA Bit</b> This bit is used to set the value of the PA bit field within the NPRM report.
5	U1_BIT	R/W	0	<b>U1 Bit</b> This bit provides the contents of the U1 bit within the outgoing SPRM message.
4	U2_BIT	R/W	0	<b>U2 Bit</b> This bit provides the contents of the U2 bit within the outgoing SPRM message.
3-0	R_BIT	R/W	0000	<b>R Bit</b> This bit provides the contents of the R bit within the outgoing SPRM message.

#### TABLE 49: DATA LINK CONTROL REGISTER (DLCR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SLC-96 Data Link Enable	R/W	0	<ul> <li>SLC®96 DataLink Enable</li> <li>This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message.</li> <li>0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted.</li> <li>1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages.</li> <li>Note: This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.</li> </ul>
6	MOS ABORT Disable	R/W	0	MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 2. If the user enables this feature, then Transmit HDLC Controller block # 2 will automatically transmit the ABORT Sequence (e.g., a zero fol- lowed by a string of 7 consecutive "1s") whenever it abruptly transi- tions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 2 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature
5	Rx_FCS_DIS	R/W	0	<ul> <li>Receive Frame Check Sequence (FCS) Verification Enable/Disable</li> <li>This bit permits the user to configure the Receive HDLC Controller</li> <li>Block # 2 to compute and verify the FCS value within each incoming</li> <li>LAPD message frame.</li> <li>0 - Enables FCS Verification</li> <li>1 - Disables FCS Verification</li> </ul>
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #2 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	<ul> <li>Transmit ABORT</li> <li>This bit configures the Transmit HDLC Controller Block # 2 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal.</li> <li>0 - Configures the Transmit HDLC Controller Block # 2 to function normally (e.g., not transmit the ABORT sequence).</li> <li>1 - Configures the Transmit HDLC Controller block # 2 to transmit the ABORT Sequence.</li> </ul>

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



#### TABLE 49: DATA LINK CONTROL REGISTER (DLCR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE	R/W	0	<ul> <li>Transmit Idle (Flag Sequence Byte)</li> <li>This bit configures the Transmit HDLC Controller Block #2 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages).</li> <li>O - Configures the Transmit HDLC Controller Block # 2 to transmit data-link information in a "normal" manner.</li> <li>1 - Configures the Transmit HDLC Controller block # 2 to transmit a repeating string of Flag Sequence Octets (0x7E).</li> <li>Note: This bit is ignored if the Transmit HDLC2 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.</li> </ul>
1	Tx_FCS_EN	R/W	0	<ul> <li>Transmit LAPD Message with Frame Check Sequence (FCS)</li> <li>This bit permits the user to configure the Transmit HDLC Controller block # 2 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message.</li> <li>0 - Configures the Transmit HDLC Controller block # 2 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message.</li> <li>1 - Configures the Transmit HDLC Controller block # 2 TO COM-PUTE and append the FCS octets to the back-end of each outbound MOS data-link message.</li> <li>Note: This bit is ignored if the transmit HDLC2 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.</li> </ul>
0	MOS/BOS	R/W	0	<ul> <li>Message Oriented Signaling/Bit Oriented Signaling Send</li> <li>This bit permits the user to enable LAPD transmission through</li> <li>HDLC Controller Block # 2 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames.</li> <li>0 - Transmit HDLC Controller block # 2 BOS message Send.</li> <li>1 - Transmit HDLC Controller block # 2 MOS message Send.</li> <li>Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.</li> </ul>



#### TABLE 50: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR2)

HEX ADDRESS: 0x0144

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxHDLC2 BUFAvail/ BUFSel	R/W	0	<ul> <li>Transmit HDLC2 Buffer Available/Buffer Select</li> <li>This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below.</li> <li>If the user is writing data into this register bit:</li> <li>0 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within "Transmit HDLC2 Buffer # 0", via the Data Link channel to the remote terminal equipment.</li> <li>1 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within the "Transmit HDLC2 Buffer #1", via the Data Link channel to the remote terminal equipment.</li> <li>I - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within the "Transmit HDLC2 Buffer #1", via the Data Link channel to the remote terminal equipment.</li> <li>If the user is reading data from this register bit:</li> <li>0 - Indicates that "Transmit HDLC2 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 0" - Address location: 0x0600.</li> <li>1 - Ladiaata that "Transmit HDLC2 Casuffer # 1", in the available</li> </ul>
				<ul> <li>1 - Indicates that "Transmit HDLC2 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 1" - Address location: 0x0700.</li> <li>Note: If one of these Transmit HDLC2 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC2 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the inuse buffer is not permitted.</li> </ul>
6-0	TDLBC[6:0]	R/W	0000000	<ul> <li>Transmit HDLC2 Message - Byte Count</li> <li>The exact function of these bits depends on whether the Transmit HDLC 2 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment.</li> <li>In BOS MODE:</li> <li>These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC2 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times.</li> <li>In MOS MODE:</li> <li>These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.</li> </ul>

#### TABLE 51: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	<ul> <li>Receive HDLC2 Buffer-Pointer</li> <li>This bit Identifies which Receive HDLC2 buffer contains the most recently received HDLC2 message.</li> <li>0 - Indicates that Receive HDLC2 Buffer # 0 contains the contents of the most recently received HDLC message.</li> <li>1 - Indicates that Receive HDLC2 Buffer # 1 contains the contents of the most recently received HDLC2 Buffer # 1 contains the contents of the most recently received HDLC2 Buffer # 1 contains the contents of the most recently received HDLC2 Buffer # 1 contains the contents of the most recently received HDLC2 Buffer # 1 contains the contents of the most recently received HDLC message.</li> </ul>
6-0	RDLBC[6:0]	R/W	0000000	<ul> <li>Receive HDLC Message - byte count</li> <li>The exact function of these bits depends on whether the Receive HDLC Controller Block #2 is configured to receive MOS or BOS messages.</li> <li>In BOS Mode:</li> <li>These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC2 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated.</li> <li>In MOS Mode:</li> <li>These seven bits contain the size in bytes of the HDLC2 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.</li> </ul>



# Hex Address: 0x0145



# TABLE 52: DATA LINK CONTROL REGISTER (DLCR3)

HEX ADDRESS: 0x0153

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION		
7	SLC-96 Data Link Enable	R/W	0	<ul> <li>SLC®96 DataLink Enable</li> <li>This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message.</li> <li>0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted.</li> <li>1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages.</li> <li>Note: This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.</li> </ul>		
6	MOS ABORT Disable	R/W	0	MOS ABORT Disable:         This bit permits the user to either enable or disable the "Automatic MO ABORT" feature within Transmit HDLC Controller # 3. If the user enable feature, then Transmit HDLC Controller block # 3 will automatically trans the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of r sage, to transmitting a BOS type of message.         If the user disables this feature, then the Transmit HDLC Controller Block will NOT transmit the ABORT sequence, whenever it abruptly transition from transmitting a BOS-type of message.         0 - Enables the "Automatic MOS Abort" feature         1 - Disables the "Automatic MOS Abort" feature		
5	Rx_FCS_DIS	R/W	0	<ul> <li>Receive Frame Check Sequence (FCS) Verification Enable/Disable</li> <li>This bit permits the user to configure the Receive HDLC Controller Block # 3 to compute and verify the FCS value within each incoming LAPD message frame.</li> <li>0 - Enables FCS Verification</li> <li>1 - Disables FCS Verification</li> </ul>		
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #3 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC3 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.		
3	Tx_ABORT	R/W	0	<ul> <li>Transmit ABORT</li> <li>This bit configures the Transmit HDLC Controller Block #3 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal.</li> <li>0 - Configures the Transmit HDLC Controller Block # 3 to function normally (e.g., not transmit the ABORT sequence).</li> <li>1 - Configures the Transmit HDLC Controller block # 3 to transmit the ABORT Sequence.</li> </ul>		

# TABLE 52: DATA LINK CONTROL REGISTER (DLCR3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE	R/W	0	<ul> <li>Transmit Idle (Flag Sequence Byte)</li> <li>This bit configures the Transmit HDLC Controller Block #3 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages).</li> <li>0 - Configures the Transmit HDLC Controller Block # 3 to transmit data-link information in a "normal" manner.</li> <li>1 - Configures the Transmit HDLC Controller block # 3 to transmit a repeating string of Flag Sequence Octets (0x7E).</li> <li>Note: This bit is ignored if the Transmit HDLC3 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.</li> </ul>
1	Tx_FCS_EN	R/W	0	<ul> <li>Transmit LAPD Message with Frame Check Sequence (FCS)</li> <li>This bit permits the user to configure the Transmit HDLC Controller block # 3 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message.</li> <li>0 - Configures the Transmit HDLC Controller block # 3 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message.</li> <li>1 - Configures the Transmit HDLC Controller block # 3 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message.</li> <li>Note: This bit is ignored if the transmit HDLC3 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.</li> </ul>
0	MOS/BOS	R/W	0	<ul> <li>Message Oriented Signaling/Bit Oriented Signaling Send</li> <li>This bit permits the user to enable LAPD transmission through HDLC Controller Block # 3 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames.</li> <li>0 - Transmit HDLC Controller block # 3 BOS message Send.</li> <li>1 - Transmit HDLC Controller block # 3 MOS message Send.</li> <li>Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.</li> </ul>



### HEX ADDRESS: 0x0153



REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 53: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR3)

### HEX ADDRESS: 0x0154

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxHDLC3 BUFAvail/ BUFSel	R/W	0	<ul> <li>Transmit HDLC3 Buffer Available/Buffer Select</li> <li>This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below.</li> <li>If the user is writing data into this register bit:</li> <li>0 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within "Transmit HDLC3 Buffer # 0", via the Data Link channel to the remote terminal equipment.</li> <li>1 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within the "Transmit HDLC3 Buffer #1", via the Data Link channel to the remote terminal equipment.</li> <li>1 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within the "Transmit HDLC3 Buffer #1", via the Data Link channel to the remote terminal equipment.</li> <li>If the user is reading data from this register bit:</li> <li>0 - Indicates that "Transmit HDLC3 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer # 0" - Address location: 0x0600.</li> <li>1 - Indicates that "Transmit HDLC3 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer # 1" - Address location: 0x0700.</li> <li>NoTE: If one of these Transmit HDLC3 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC3 controller, then this bit will automatically reflect the value corresponding to the next available buffer is not permitted.</li> </ul>
6-0	TDLBC[6:0]	R/W	0000000	<ul> <li>Transmit HDLC3 Message - Byte Count The exact function of these bits depends on whether the Transmit HDLC 3 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC3 controller gener- ates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.</li></ul>

# TABLE 54: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	<ul> <li>Receive HDLC2 Buffer-Pointer</li> <li>This bit Identifies which Receive HDLC3 buffer contains the most recently received HDLC3 message.</li> <li>0 - Indicates that Receive HDLC3 Buffer # 0 contains the contents of the most recently received HDLC message.</li> <li>1 - Indicates that Receive HDLC3 Buffer # 1 contains the contents of the most recently received HDLC3 Buffer # 1 contains the contents of the most recently received HDLC3 Buffer # 1 contains the contents of the most recently received HDLC3 Buffer # 1 contains the contents of the most recently received HDLC3 Buffer # 1 contains the contents of the most recently received HDLC3 Buffer # 1 contains the contents of the most recently received HDLC message.</li> </ul>
6-0	RDLBC[6:0]	R/W	0000000	Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #3 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS mes- sage must be received before the Receive HDLC3 controller gener- ates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode:
				These seven bits contain the size in bytes of the HDLC3 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.

REV. 1.0.1 HEX ADDRESS: 0x0155



### TABLE 55: BERT CONTROL REGISTER (BCR)

HEX ADDRESS: 0x0163

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	R/W	0	Reserved
3-0	BERT[3:0]	R/W	0000	BERT Pattern Select 0010 =PRBS X20 + X3 + 1 0011 = QRSS X20 + X17 + 1 0100 = All Ones 0101 = All Zeros 0110 = 3 in 24 0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid

### **BERT Pattern Definitions**

3 in 24

0001 0001 0000 0001 0000 0000 ...

### 1 in 8

0000 0010 ...

### 55 Octet (Unframed)

This pattern is shown in HEX format for simplification purposes.

### **Daly Pattern (Framed)**

This pattern is shown in HEX format for simplification purposes.



### 1.1 T1 Synchronization status message

T1 synchronization messages are sent through the FDL (Facility Data Link) bits by using a BOC (Bit Oriented Code) controller within the XRT86VL30 device. The most right bit position in the BOC code is sent first. The SSM message that are used in typical BITS applications are shown below. These messages are defined in specification ANSI T1.101-1999.

QUALITY LEVEL	DESCRIPTION	BOC CODE
1	Stratum 1 Traceable	00000100 1111111
2	Synchronized Traceability Unknown	00001000 1111111
3	Stratum 2 Traceable	00001100 1111111
4	Stratum 3 Traceable	00010000 1111111
5	SONET Minimum Clock Traceable	00100010 1111111
6	Stratum 4 Traceable	00101000 1111111
7	Do Not Use for Synchronization	00110000 11111111
User Assignable	Reserved for Network Synchronization Use	01000000 11111111

### TABLE 56: T1 SSM MESSAGES

### 1.2 T1 BOC Receiver

If enabled, the T1 BOC receiver will monitor the FDL bits for SSM messages with various features being supported. Some of these features are Change of Status Alarm, 3 independent pre-set codes for matching validation (each having its own alarm), filter settings for consecutive pattern qualification, and many more.

**Note:** If the receive BOC is enabled, the part will still report BOS and MOS messages as described in the register descriptions.

### 1.3 T1 BOC Transmitter

The T1 BOC transmitter will automatically insert an SSM message in the correct FDL bit positions if enabled. Once the message is stored in the TFDL register, Bit 0=1 sends the message, automatically followed by the Abort Sequence.



BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
TxABORT	RMF[1:0]		RBOCE	BOCR	RBF[1:0]		SBOC
R/W	R/W	R/W	R/W	Auto Clear	R/W	R/W	Auto Clear
0	0	0	0	0	0	٥	0

### TABLE 57: SSM BOC CONTROL REGISTER (BOCCR 0x0170H)

### BIT 7 - Transmit Abort Sequence Enable

By default, the transmitter will send an IDLE flag after the SSM message (unless continous is set). To send an Abort sequence to over write the IDLE flag, set this bit to '1'.

} 0 - Disabled

} 1 - Enable TxABORT

### BITS [6:5] - Receive Match Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive Match Event is set. This filter can be set to any message, not just a Valid SSM message. This filter does NOT apply to the RFDL valid message or alarm indication. The RFDL alarm and valid register have their own filter. See BITS [2:1] of this register.

} 00 - None

- } 01 3 consecutive patterns
- } 10 5 consecutive patterns
- } 11 7 consecutive patterns

### BIT 4 - Receive BOC Enable

This bit is used to enable the BOC receiver. If this bit is set to "0", only standard BOS messages will be processed by the HDLC controller. For clarification, BOC messages can only be processed through the FDL bits.

- } 0 Disabled
- } 1 Enable Receive BOC

### **BIT 3 - BOC Reset**

This bit is used to reset the receive BOC controller. The function of this bit is to reset all the BOC register values to their default values, except the BOC Interrupt registers. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent reset.

} 1 - Reset BOC

### BITS [2:1] - Receive BOC Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive BOC alarm indication is set and the RFDL Valid Register is updated. This filter does NOT apply to the RFDL Matching Event registers. The 3 RFDL Matching Event Registers have a separate filter that applies equally to all three matching registers. Therefore, there are a total of 2 filters.

- } 00 None
- } 01 3 consecutive patterns
- } 10 5 consecutive patterns
- } 11 7 consecutive patterns

#### BIT 0 - Send BOC Message

This bit is used to transmit the stored BOC message in the transmit FDL register. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent BOC message.

- } 0 Normal Operation
- } 1 Send BOC Message



TABLE 58: SSM RECEIVE FDL REGISTER (RFDLR 0x0171H)
--

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0			
Reserved			RBOC[5:0]							
RO	RO	RO	RO	RO	RO	RO	RO			
0	0	0	0	0	0	0	0			

### BITS [7:6] - Reserved

### BITS [5:0] - Receive BOC Message

These bits contain the most recently received BOC message if the filter setting has been meet in bits[2:1] of register 0xn170h.



					(				
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0		
Res	erved	RFDLM1[5:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		

### TABLE 59: SSM RECEIVE FDL MATCH 1 REGISTER (RFDLMR1 0x0172H)

### BITS [7:6] - Reserved

### BITS [5:0] - Receive FDL Match 1

These bits can be used to set an expected value to be compared to the actual receive FDL message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

### TABLE 60: SSM RECEIVE FDL MATCH 2 REGISTER (RFDLMR2 0x0173H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0			
Reserved		RFDLM2[5:0]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			

### BITS [7:6] - Reserved

### BITS [5:0] - Receive FDL Match 2

These bits can be used to set an expected value to be compared to the actual receive FDL message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Reserved				RFDLM	M3[5:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

### TABLE 61: SSM RECEIVE FDL MATCH 3 REGISTER (RFDLMR3 0x0174H)

### BITS [7:6] - Reserved

### BITS [5:0] - Receive FDL Match 3

These bits can be used to set an expected value to be compared to the actual receive FDL message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.



BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0			
Reserved			TBOC[5:0]							
RW	RW	RW	RW	RW	RW	RW	RW			
0	0	0	0	0	0	0	0			

### TABLE 62: SSM TRANSMIT FDL REGISTER (TFDLR 0x0175H)

### BITS [7:6] - Reserved

### BITS [5:0] - Transmit BOC Message

These bits are used to store the BOC message to be transmitted out the FDL bits. Once the message has been stored in this register, Bit 0 within the BOC Control Register is used to automatically transmit the message.

**Note:** The TxBYTE Count register 0x0176h is used to set the number of repetitions for this BOC message before the Abort sequence is sent out. The default is one repetition.

### TABLE 63: SSM TRANSMIT BYTE COUNT REGISTER (TBCR 0x0176H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0				
	TBCR[7:0]										
RW	RW	RW	RW	RW	RW	RW	RW				
0	0	0	0	0	0	0	1				

### BITS [7:0] - Transmit Byte Count Value

These bits are used to store the amount of repetitions the Transmit BOC message will be sent before an Abort sequence. The default value is "1". If "0" is programmed into this register, the transmit BOC will be set continuously. To stop a continuous transmission, the TxBYTE count should be programmed to a definite value, and then re-send the BOC message.



## TABLE 64: DEVICE ID REGISTER (DEVID)

### HEX ADDRESS: 0x01FE

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	DEVID[7:0]	RO	0x39	<b>DEVID</b> This register is used to identify the XRT86VL30 Framer/LIU. The value of this register is 0x38h.

## TABLE 65: REVISION ID REGISTER (REVID)

### HEX ADDRESS: 0x01FF

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	REVID[7:0]	RO	00000001	<ul> <li><b>REVID</b></li> <li>This register is used to identify the revision number of the XRT86VL30. The value of this register for the first revision is A - 0x01h.</li> <li><b>Note:</b> The content of this register is subject to change when a newer revision of the device is issued.</li> </ul>

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

### TABLE 66: TRANSMIT CHANNEL CONTROL REGISTER 0-23 (TCCR 0-23)

HEX ADDRESS: 0x0300 TO 0x0317

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION			
7	LAPDcntl[1]	R/W	1	Transmit LAPD Cor				
6	LAPDcntl[0]	R/W	0	0 These bits select which one of the three Transmit LAPD controller ured to use D/E time slot (Octets 0-23) for transmitting LAPD mess The following table presents the different settings of these two bits				
				LAPDCNTL[1:0	] LAPD CONTROLLER SELECTED			
				00	Transmit LAPD Controller 1			
				01	Transmit LAPD Controller 2			
				10	The TxDE[1:0] bits in the Transmit Signaling and Data Link Select Register (TSDLSR - Register Address - 0x010A, bit 3-2) determine the data source for D/E time slots.			
				11	Transmit LAPD Controller 3			
5 - 4	TxZERO[1:0]	R/W	00	<ul> <li>NOTE: All three Transmit LAPD Controllers can use D/E timeslots transmission. However, only Transmit LAPD Controller 1 can datalink for transmission. Register 0x0300 represents D/E time 0, and 0x0317 represents D/E time slot 23.</li> <li>Selects Type of Zero Suppression         These bits select the type of zero code suppression used by the XRT86VL30 device         .     </li> </ul>				
				TxZERO[1:0]	TYPE OF ZERO CODE SUPPRESSION SELECTED			
				00	No zero code suppression is used			
				01	AT&T bit 7 stuffing is used			
					GTE zero code suppression is used. If GTE zero code suppression is used, bit 8 is stuffed in non-sig- naling frame. Otherwise, bit 7 is stuffed in signaling frame if signaling bit is zero.			
					DDS zero code suppression is used. The value 0x98 replaces the input data			





REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

 TABLE 66: TRANSMIT CHANNEL CONTROL REGISTER 0-23 (TCCR 0-23)

HEX ADDRESS: 0x0300 TO 0x0317

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
3-0	TxCond(3:0)	R/W	0000	These bits allow with internally g remote terminal sents the differe	nel Conditioning for Timeslot 0 to 23 w the user to substitute the input PCM data (Octets 0-23) enerated Conditioning Codes prior to transmission to the equipment on a per-channel basis. The table below pre- ent conditioning codes based on the setting of these bits. as 0x0300 represents time slot 0, and address 0x0317 repre- 23.
				TxCond[1:0]	CONDITIONING CODES
				0x0 / 0xE	Contents of timeslot octet are unchanged.
				0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF
				0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA
				0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55
				0x4	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Transmit Programmable User Code Register (0x0320-0x0337),
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ###### is the Timeslot number
				0x8	Contents of the timeslot octet will be substituted with the MOOF code (0x1A)
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern
				0xA	Contents of the timeslot octet will be substituted with the $\mu\text{-Law}$ Digital Milliwatt pattern
				0xB	The MSB (bit 1) of input data is inverted
				0xC	All input data except MSB is inverted
				0xD	Contents of the timeslot octet will be substituted with the PRBS $X^{15}$ + X $^{14}$ + 1/QRTS pattern
					<b>Note:</b> PRBS X <sup>15</sup> + X <sup>14</sup> + 1 or QRTS pattern depends on PRBSType selected in the register 0x0123 - bit 7
				0xF	D/E time slot - The TxDE[2:0] bits in the Transmit Signal- ing and Data Link Select Register (0x010A) will determine the data source for D/E time slots.

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



# TABLE 67: TRANSMIT USER CODE REGISTER 0-23 (TUCR 0-23)

### HEX ADDRESS: 0x0320 TO 0x0337

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	TUCR[7:0]	R/W	b00010111	<b>Transmit Programmable User code.</b> These eight bits allow users to program any code in this register to replace the input PCM data when the Transmit Channel Control Register (TCCR) is configured to replace timeslot octet with programmable user code. (i.e. if TCCR is set to '0x4')
				The default value of this register is an IDLE Code (b00010111).



## TABLE 68: TRANSMIT SIGNALING CONTROL REGISTER 0-23 (TSCR 0-23) Hex Address: 0x0340 to 0x0357

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	A (x)	R/W	See Note	<ul> <li>Transmit Signaling bit A</li> <li>This bit allows user to provide signaling Bit A (Octets 0-23) if</li> <li>Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).</li> <li>Note: Register 0x0340 represents signaling data for Time Slot 0, and 0x0357 represents signaling data for Time Slot 23.</li> </ul>
6	В (у)	R/W	See Note	<ul> <li>Transmit Signaling bit B</li> <li>This bit allows user to provide signaling Bit B (Octets 0-23) if</li> <li>Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).</li> <li>Note: Register 0x0340 represents signaling data for Time Slot 0, and 0x0357 represents signaling data for Time Slot 23.</li> </ul>
5	C (x)	R/W	See Note	<ul> <li>Transmit Signaling bit C</li> <li>This bit allows user to provide signaling Bit C (Octets 0-23) if</li> <li>Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).</li> <li>Note: Register 0x0340 represents signaling data for Time Slot 0, and 0x0357 represents signaling data for Time Slot 23.</li> </ul>
4	D (x)	R/W	See Note	<ul> <li>Transmit Signaling bit D</li> <li>This bit allows user to provide signaling Bit D (Octets 0-23) if</li> <li>Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).</li> <li>Note: Register 0x0340 represents signaling data for Time Slot 0, and 0x0357 represents signaling data for Time Slot 23.</li> </ul>
3	Reserved	-	See Note	Reserved
2	Rob_Enb	R/W	See Note	<ul> <li>Robbed-bit signaling enable</li> <li>This bit enables or disables Robbed-bit signaling transmission. If robbed-bit signaling is enabled, signaling data is conveyed in the 8th position of each signaling channel by replacing the original LSB of the voice channel with signaling data.</li> <li>0 = Disables Robbed-bit signaling.</li> <li>1 = Enables Robbed-bit signaling.</li> </ul>





### TABLE 68: TRANSMIT SIGNALING CONTROL REGISTER 0-23 (TSCR 0-23) Hex Address: 0x0340 to 0x0357

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION		
1	TxSIGSRC[1]	R/W	See Note	Channel signaling			
0	TxSIGSRC[0]	R/W	See Note	These bits determine the source for signaling information, see table below.			
				TxSIGSRC[1:0]	SIGNALING SOURCE SELECTED		
				00/11	Signaling data is inserted from input PCM data (TxSERn pin)		
				01	Signaling data is inserted from this register (TSCRs).		
				10	Signaling data is inserted from the Transmit Signaling input pin (TxSIG_n) if the Transmit Signaling Interface bit is enabled (i.e. TxFr1544 bit = 1 in the Transmit Interface Control Register (TICR) Register 0x0120),		

**Note:** The default value for register address 0x0340 = 0x01, 0x0341-0x034F = 0xD0, 0x0350 = 0xB3, 0x0351-0x035F = 0xD0



## TABLE 69: RECEIVE CHANNEL CONTROL REGISTER 0-23 (RCCR 0-23)

HEX ADDRESS: 0x0360 TO 0x0377

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION				
7	LAPDcntl[1]	R/W	1	Receive LAPD Cont				
6	LAPDcntl[0]	R/W	0	These bits select which one of the three Receive LAPD controller will be configured to use D/E time slot (Octets 0-23) for receiving LAPD messag				
				LAPDCNTL[1:0]	RECEIVE LAPD CONTROLLER SELECTED			
				00	Receive LAPD Controller 1			
				01	Receive LAPD Controller 2			
				10	The RxDE[1:0] bits in the Receive Signaling and Data Link Select Register (RSDLSR - Address - 0x010C) determine the data source for Receive D/E time slots.			
				11	Receive LAPD Controller 3			
5-4	RxZERO[1:0]	R/W	00	<ul> <li>Note: All three LAPD Controller can use D/E timeslots for receiving messages. However, only LAPD Controller 1 can use datal reception.</li> <li>Note: Register 0x0360 represents D/E time slot 0, and 0x0377 reprod/ D/E time slot 23.</li> <li>Type of Zero Suppression These bits select the type of zero code suppression used by the XRT86VL30 device.</li> </ul>				
				RxZERO[1:0]	TYPE OF ZERO CODE SUPPRESSION SELECTED			
				00	No zero code suppression is used			
				01	AT&T bit 7 stuffing is used			
				10	GTE zero code suppression is used. If GTE zero code suppression is used, bit 8 is stuffed in non-signaling frame. Otherwise, bit 7 is stuffed in signaling frame if signaling bit is zero.			
				11	DDS zero code suppression is used. The value 0x98 replaces the input data			



# TABLE 69: RECEIVE CHANNEL CONTROL REGISTER 0-23 (RCCR 0-23)

HEX ADDRESS: 0x0360 TO 0x0377

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
3-0	RxCOND[3:0]	R/W	0000	These bits allow internally gene plane interface ent conditioning <b>NOTE:</b> Regist	<b>nel Conditioning for Timeslot 0 to 23</b> w the user to substitute the input line data (Octets 0-23) with rated Conditioning Codes prior to transmission to the back- on a per-channel basis. The table below presents the differ- g codes based on the setting of these bits. <i>ter address 0x0300 represents time slot 0, and address</i> 7 represents time slot 23.
				RxCond[1:0]	CONDITIONING CODES
				0x0 / 0xE	Contents of timeslot octet are unchanged.
				0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF
				0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA
				0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55
				0x4	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Receive Programmable User Code Register (0x0380-0x0397),
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number
				0x8	Contents of the timeslot octet will be substituted with the MOOF code $(0x1A)$
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern
				0xA	Contents of the timeslot octet will be substituted with the $\mu\text{-Law}$ Digital Milliwatt pattern
				0xB	The MSB (bit 1) of input data is inverted
				0xC	All input data except MSB is inverted
				0xD	Contents of the timeslot octet will be substituted with the PRBS $X^{15} + X^{14} + 1/QRTS$ pattern
					<b>Note:</b> PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on PRBSType selected in the register 0x0123 - bit 7
				0xF	D/E time slot - The RxDE[2:0] bits in the Transmit Signal- ing and Data Link Select Register (0x010C) will determine the data source for Receive D/E time slots.



## TABLE 70: RECEIVE USER CODE REGISTER 0-23 (RUCR 0-23)

Hex Address: 0x0380 to 0x0397

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxUSER[7:0]	R/W	11111111	<b>Receive Programmable User code.</b> These eight bits allow users to program any code in this register to replace the received data when the Receive Channel Control Register (RCCR) is configured to replace timeslot octet with the receive programmable user code. (i.e. if RCCR is set to '0x4')

 TABLE 71: RECEIVE SIGNALING CONTROL REGISTER 0-23 (RSCR 0-23)

HEX ADDRESS: 0x03A0 TO 0x03B7

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
6	SIGC_ENB	R/W	0	Signaling substitution enable This bit enables or disables signaling substitution on the receive side. Once signaling substitution is enabled, received signaling bits ABCD will be substituted with the ABCD values in the Receive Sub- stitution Signaling Register (RSSR). Signaling substitution only occurs in the output PCM data (RxSERn). Receive Signaling Array Register (RSAR - Address 0x0500-0x051F) and the external Signaling bus (RxSIG_n) output pin will not be affected. 0 = Disables signaling substitution on the receive side. 1 = Enables signaling substitution on the receive side.
5	OH_ENB	R/W	0	Signaling OH interface output enable This bit enables or disables signaling information to output via the Receive Overhead pin (RxOH_n). The signaling information in the receive signaling array registers (RSAR - Address 0x0500-0x051F) is output to the receive overhead output pin (RxOH_n) if this bit is enabled. 0 = Disables signaling information to output via RxOH_n. 1 = Enables signaling information to output via RxOH_n.
4	DEB_ENB	R/W	0	<ul> <li>Per-channel debounce enable</li> <li>This bit enables or disables the signaling debounce feature.</li> <li>When this feature is enabled, the per-channel signaling state must be in the same state for 2 superframes before the Receive Framer updates signaling information on the Receive Signaling Array Register (RSAR) and the Signaling Pin (RxSIGn). If the signaling bits for two consecutive superframes are not the same, the current state of RSAR and RxSIG will not change.</li> <li>When this feature is disabled, RSAR and RxSIG will be updated as soon as the receive signaling bits have changed.</li> <li>0 = Disables the Signaling Debounce feature.</li> <li>1 = Enables the Signaling Debounce feature.</li> </ul>



## **XRT86VL30**



REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 71: RECEIVE SIGNALING CONTROL REGISTER 0-23 (RSCR 0-23)

HEX ADDRESS: 0x03A0 TO 0x03B7

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
3-2	RxSIGC[1:0]]	R/W	00		itioning [1:0] user to select the format of signaling substitution on asis, as presented in the table below.
				RxSIGC[1:0]	SIGNALING SUBSTITUTION SCHEMES
				00	Substitutes all signaling bits with one.
				01	Enables 16-code (A,B,C,D) signaling substi- tution. Users must write to bits 3-0 in the Receive Sig- naling Substitution Register (RSSR) to provide the 16-code (A,B,C,D) signaling substitution val- ues.
				10	<b>Enables 4-code (A,B) signaling substitution.</b> Users must write to bits 4-5 in the Receive Signaling Substitution Register (RSSR) to provide the 4-code (A,B) signaling substitution values.
				11	<b>Enables 2-code (A) signaling substitution.</b> Users must write to bit 6 in the Receive Signal- ing Substitution Register (RSSR) to provide the 2-code (A) signaling substitution values.
1-0	1-0 RxSIGE[1:0] R/W	R/W	R/W 00	These bits contro the table below. Receive Signalir Output pin (RxSI	ing Extraction [1:0] of per-channel signaling extraction as presented in Signaling information can be extracted to the ng Array Register (RSAR), the Receive Signaling IG_n) if the Receive SIgnaling Interface is enable, overhead Interface output (RxOH_n) if OH_ENB bit is of this register).
				RxSIGE[1:0]	SIGNALING EXTRACTION SCHEMES
				00	No signaling information is extracted.
				01	Enables 16-code (A,B,C,D) signaling extraction. All signaling bits A,B,C,D will be extracted.
				10	Enables 4-code (A,B) signaling extraction Only signaling bits A,B will be extracted.
				11	Enables 2-code (A) signaling extraction Only signaling bit A will be extracted.



# TABLE 72: RECEIVE SUBSTITUTION SIGNALING REGISTER 0-23 (RSSR 0-23) Hex Address: 0x03C0 to 0x03D7

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	-	-	Reserved
3	SIG16-A, 4-A, 2-A	R/W	0	<b>16-code/4-code/2-code Signaling Bit A</b> This bit provides the value of signaling bit A to substitute the receive signaling bit A when 16-code or 4-code or 2-code signaling substitu- tion is enabled.
2	SIG16-B, 4-B, 2-A	R/W	0	<b>16-code/4-code Signaling Bit B</b> This bit provides the value of signaling bit B to substitute the receive signaling bit B when 16-code or 4-code signaling substitution is enabled.
1	SIG16-C, 4-A, 2-A	R/W	0	<b>16-code Signaling Bit C</b> This bit provides the value of signaling bit C to substitute the receive signaling bit C when 16-code signaling substitution is enabled.
0	SIG16-D, 4-B, 2-A	R/W	0	<b>16-code Signaling Bit D</b> This bit provides the value of signaling bit D to substitute the receive signaling bit D when 16-code signaling substitution is enabled.



## TABLE 73: RECEIVE SIGNALING ARRAY REGISTER 0 TO 23 (RSAR 0-23)

Hex Address: 0x0500 to 0x0517

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	-	-	Reserved
3	А	RO	0	These READ ONLY registers reflect the most recently received sig-
2	В	RO	0	naling value (A,B,C,D) associated with timeslot 0 to 31. If signaling debounce feature is enabled, the received signaling state must be
1	С	RO	0	the same for 2 superframes before this register is updated. If the signaling bits for two consecutive superframes are not the same, the
0	D	RO	0	current value of this register will not be changed.
				When Bit 7 within register 0x0107 is set to '1', signaling bits in this register are updated on superframe boundary
				If the signaling debounce feature is disabled or if Bit 7 within register 0x0107 is set to '0', this register is updated as soon as the received signaling bits have changed.
				<b>Note:</b> The content of this register only has meaning when robbed- bit signaling is enabled.



### TABLE 74: LAPD BUFFER 0 CONTROL REGISTER (LAPDBCR0)

#### HEX ADDRESS: 0x0600

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	LAPD Buffer 0	R/W	0	<ul> <li>LAPD Buffer 0 (96-Bytes) Auto Incrementing</li> <li>This register is used to transmit and receive LAPD messages within buffer 0 of the HDLC controller. Any one of the three HDLC controller can be chosen in the LAPD Select Register (0x011B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0x0114), Register 2 (0x0144) and Register 3 (0x0154) depending on which HDLC controller is selected. If buffer 0 is available, writing to buffer 0 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer cannot be retrieved.</li> <li>After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0x0115), Register 2 (0x0145), or Register 3 (0x0155) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indicates that buffer 0 is available to be read, reading buffer 0 (Register 0x0600) continuously will retrieve the entire received LAPD message.</li> <li>NOTE: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 96 Byte LAPD message can be written into or read from buffer 0 (Register 0x0600) continuously.</li> </ul>

 TABLE 75: LAPD BUFFER 1 CONTROL REGISTER (LAPDBCR1)

### HEX ADDRESS: 0x0700

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	LAPD Buffer 1	R/W	0	<ul> <li>LAPD Buffer 1 (96-Bytes) Auto Incrementing</li> <li>This register is used to transmit and receive LAPD messages within buffer 1 of the HDLC controller. Any one of the three HDLC controller can be is chosen in the LAPD Select Register (0x011B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0x0114), Register 2 (0x0144) and Register 3 (0x0154) depending on which HDLC controller is selected. If buffer 1 is available, writing to buffer 1 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer 1 cannot be retrieved.</li> <li>After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0x0115), Register 2 (0x0145), or Register 3 (0x0155) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indicates that buffer 1 is available to be read, reading buffer 1 (Register 0x0700) continuously will retrieve the entire received LAPD message.</li> <li>Note: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 96 Byte LAPD message can be written into or read from buffer 0 (Register 0x0600) continuously.</li> </ul>



## TABLE 76: PMON RECEIVE LINE CODE VIOLATION COUNTER MSB (RLCVCU)

HEX ADDRESS: 0x0900

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RLCVC[15]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-bit Counter - Upper Byte:
6	RLCVC[14]	RUR	0	These RESET-upon-READ bits, along with that within the PMON
5	RLCVC[13]	RUR	0	Receive Line Code Violation Counter Register LSB combine to reflect the cumulative number of instances that Line Code Violation
4	RLCVC[12]	RUR	0	has been detected by the Receive T1 Framer block since the last read of this register.
3	RLCVC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the
2	RLCVC[10]	RUR	0	Line Code Violation counter. <b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB
1	RLCVC[9]	RUR	0	counter first before reading the LSB counter in order to
0	RLCVC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 77: PMON RECEIVE LINE CODE VIOLATION COUNTER LSB (RLCVCL)

Hex Address: 0x0901

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RLCVC[7]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-bit
6	RLCVC[6]	RUR	0	Counter - Lower Byte: These RESET-upon-READ bits, along with that within the PMON
5	RLCVC[5]	RUR	0	Receive Line Code Violation Counter Register MSB combine to reflect the cumulative number of instances that Line Code Violation
4	RLCVC[4]	RUR	0	has been detected by the Receive T1 Framer block since the last read of this register.
3	RLCVC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of t
2	RLCVC[2]	RUR	0	Line Code Violation counter.
1	RLCVC[1]	RUR	0	<b>NOTE:</b> For all 16-bit wide PMON registers, user must read the counter first before reading the LSB counter in order to
0	RLCVC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



### TABLE 78: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER MSB (RFAECU) HEX ADDRESS: 0x0902

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFAEC[15]	RUR	0	Performance Monitor "Receive Framing Alignment Error 16-Bit counter" - Upper Byte:
6	RFAEC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[13]	RUR	0	Receive Framing Alignment Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[12]	RUR	0	Framing Alignment errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RFAEC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of th
2	RFAEC[10]	RUR	0	Receive Framing Alignment Error counter. <b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB
1	RFAEC[9]	RUR	0	counter first before reading the LSB counter in order to
0	RFAEC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

### TABLE 79: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER LSB (RFAECL) HEX ADDRESS: 0x0903

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFAEC[7]	RUR	0	Performance Monitor "Receive Framing Alignment Error 16-Bit Counter" - Lower Byte:
6	RFAEC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[5]	RUR	0	Receive Framing Alignment Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[4]	RUR	0	<ul> <li>Framing Alignment errors has been detected by the Receive T1</li> <li>Framer block since the last read of this register.</li> <li>This register contains the Least Significant byte of this 16-bit of the Receive Framing Alignment Error counter.</li> <li><b>NOTE:</b> For all 16-bit wide PMON registers, user must read the N counter first before reading the LSB counter in order to refer the the LSB counter in order to refer the the test of the test of the LSB counter in order to refer test of the test of test</li></ul>
3	RFAEC[3]	RUR	0	
2	RFAEC[2]	RUR	0	
1	RFAEC[1]	RUR	0	
0	RFAEC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



# TABLE 80: PMON RECEIVE SEVERELY ERRORED FRAME COUNTER (RSEFC)

HEX ADDRESS: 0x0904

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSEFC[7]	RUR	0	Performance Monitor - Receive Severely Errored frame Counter (8-bit Counter)
6	RSEFC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	RSEFC[5]	RUR	0	instances that Receive Severely Errored Frames have been detected by the T1 Framer since the last read of this register.
4	RSEFC[4]	RUR	0	in T1 mode, Severely Errored Frame is defined as having framing bit
3	RSEFC[3]	RUR	0	errors in contiguous windows. In T1 SF mode, SEF is defined if Ft bits have been received consecutively in errors for 0.75ms or 6 SF
2	RSEFC[2]	RUR	0	frames. In T1 ESF mode, SEF is defined if FPS bit have been received consecutively in errors for 3 ms or 24 ESF frames.
1	RSEFC[1]	RUR	0	
0	RSEFC[0]	RUR	0	



# TABLE 81: PMON RECEIVE CRC-6 BIT ERROR COUNTER - MSB (RSBBECU)

HEX ADDRESS: 0x0905

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSBBEC[15]	RUR	0	Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Upper Byte:
6	RSBBEC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RSBBEC[13]	RUR	0	Receive Synchronization Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Syn-
4	RSBBEC[12]	RUR	0	chronization Bit errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RSBBEC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the
2	RSBBEC[10]	RUR	0	Receive Synchronization Bit Error counter. <b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB
1	RSBBEC[9]	RUR	0	counter first before reading the LSB counter in order to
0	RSBBEC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 82: PMON RECEIVE CRC-6 BIT ERROR COUNTER - LSB (RS	SBBECL)
--	---------

HEX ADDRESS: 0x0906

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSBBEC[7]	RUR	0	Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Lower Byte:
6	RSBBEC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RSBBEC[5]	RUR	0	Receive Synchronization Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Syn-
4	RSBBEC[4]	RUR	0	chronization Bit errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RSBBEC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	RSBBEC[2]	RUR	0	Receive Synchronization Bit Error counter. <b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB
1	RSBBEC[1]	RUR	0	counter first before reading the LSB counter in order to read
0	RSBBEC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



# TABLE 83: PMON RECEIVE SLIP COUNTER (RSC)

### HEX ADDRESS: 0x0909

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSC[7]	RUR	0	Performance Monitor - Receive Slip Counter (8-bit Counter)
6	RSC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Slip events have been detected by the T1
5	RSC[5]	RUR	0	Framer since the last read of this register.
4	RSC[4]	RUR	0	<b>Note:</b> A slip event is defined as a replication or deletion of a T1 frame by the receive slip buffer.
3	RSC[3]	RUR	0	
2	RSC[2]	RUR	0	
1	RSC[1]	RUR	0	
0	RSC[0]	RUR	0	

### TABLE 84: PMON RECEIVE LOSS OF FRAME COUNTER (RLFC)

## HEX ADDRESS: 0x090A

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RLFC[7]	RUR	0	Performance Monitor - Receive Loss of Frame Counter (8-bit
6	RLFC[6]	RUR	0	Counter) These Reset-Upon-Read bit fields reflect the cumulative number of
5	RLFC[5]	RUR	0	instances that Receive Loss of Frame condition have been detected by the T1 Framer since the last read of this register.
4	RLFC[4]	RUR	0	NOTE: This counter counts once every time the Loss of Frame
3	RLFC[3]	RUR	0	condition is declared. This counter provides the capability to measure an accumulation of short failure events.
2	RLFC[2]	RUR	0	
1	RLFC[1]	RUR	0	
0	RLFC[0]	RUR	0	

### TABLE 85: PMON RECEIVE CHANGE OF FRAME ALIGNMENT COUNTER (RCFAC)

HEX ADDRESS: 0x090B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RCFAC[7]	RUR	0	Performance Monitor - Receive Change of Frame Alignment Counter (8-bit Counter)
6	RCFAC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	RCFAC[5]	RUR	0	instances that Receive Change of Framing Alignment have been detected by the T1 Framer since the last read of this register.
4	RCFAC[4]	RUR	0	NOTE: Change of Framing Alignment (COFA) is declared when the
3	RCFAC[3]	RUR	0	newly-locked framing pattern is different from the one offered by off-line framer.
2	RCFAC[2]	RUR	0	
1	RCFAC[1]	RUR	0	
0	RCFAC[0]	RUR	0	



## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

### TABLE 86: PMON LAPD1 FRAME CHECK SEQUENCE ERROR COUNTER 1 (LFCSEC1) Hex Address: 0x090C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC1[7]	RUR	0	Performance Monitor - LAPD 1 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC1[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC1[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 1 since the last read of this register.
4	FCSEC1[4]	RUR	0	
3	FCSEC1[3]	RUR	0	
2	FCSEC1[2]	RUR	0	
1	FCSEC1[1]	RUR	0	
0	FCSEC1[0]	RUR	0	

### TABLE 87: PRBS BIT ERROR COUNTER MSB (PBECU)

## HEX ADDRESS: 0x090D

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSE[15]	RUR	0	Performance Monitor - T1 PRBS Bit Error 16-Bit Counter - Upper Byte:
6	PRBSE[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	PRBSE[13]	RUR	0	T1 PRBS Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveT1 PRBS Bit errors
4	PRBSE[12]	RUR	0	has been detected by the Receive T1 Framer block since the last
3	PRBSE[11]	RUR	0	— read of this register. This register contains the Most Significant byte of this 16-bit of the
2	PRBSE[10]	RUR	0	Receive T1 PRBS Bit Error counter.
1	PRBSE[9]	RUR	0	<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	PRBSE[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

## TABLE 88: PRBS BIT ERROR COUNTER LSB (PBECL)

### HEX ADDRESS: 0x090E

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSE[7]	RUR	0	Performance Monitor - T1 PRBS Bit Error 16-Bit Counter - Lower Byte:
6	PRBSE[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	PRBSE[5]	RUR	0	T1 PRBS Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveT1 PRBS Bit errors
4	PRBSE[4]	RUR	0	has been detected by the Receive T1 Framer block since the last read of this register.
3	PRBSE[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	PRBSE[2]	RUR	0	Receive T1 PRBS Bit Error counter.
1	PRBSE[1]	RUR	0	<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	PRBSE[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



# XRT86VL30

### TABLE 89: TRANSMIT SLIP COUNTER (TSC)

### HEX ADDRESS: 0x090F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSLIP[7]	RUR	0	Performance Monitor - Transmit Slip Counter (8-bit Counter)
6	TxSLIP[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Transmit Slip events have been detected by the T1
5	TxSLIP[5]	RUR	0	Framer since the last read of this register.
4	TxSLIP[4]	RUR	0	<b>Note:</b> A slip event is defined as a replication or deletion of a T1 frame by the transmit slip buffer.
3	TxSLIP[3]	RUR	0	
2	TxSLIP[2]	RUR	0	
1	TxSLIP[1]	RUR	0	
0	TxSLIP[0]	RUR	0	

### TABLE 90: EXCESSIVE ZERO VIOLATION COUNTER MSB (EZVCU)

## HEX ADDRESS: 0x0910

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	EZVC[15]	RUR	0	Performance Monitor - T1 Excessive Zero Violation 16-Bit Counter - Upper Byte:
6	EZVC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	EZVC[13]	RUR	0	T1 Excessive Zero Violation Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveT1
4	EZVC[12]	RUR	0	Excessive Zero Violation has been detected by the Receive T1 Framer block since the last read of this register.
3	EZVC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the
2	EZVC[10]	RUR	0	Receive T1 Excessive Zero Violation counter. <b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB
1	EZVC[9]	RUR	0	counter first before reading the LSB counter in order to read
0	EZVC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 91: EXCESSIVE ZERO VIOLATION COUNTER LSB (EZVCL)

HEX ADDRESS: 0x0911

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	EZVC[7]	RUR	0	Performance Monitor - T1 Excessive Zero Violation 16-Bit Counter - Lower Byte:
6	EZVC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	EZVC[5]	RUR	0	T1 Excessive Zero Violation Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveT1
4	EZVC[4]	RUR	0	Excessive Zero Violation has been detected by the Receive T1 Framer block since the last read of this register.
3	EZVC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	EZVC[2]	RUR	0	Receive T1 Excessive Zero Violation counter. <b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB
1	EZVC[1]	RUR	0	counter first before reading the LSB counter in order to read
0	EZVC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



## TABLE 92: PMON LAPD2 FRAME CHECK SEQUENCE ERROR COUNTER 2 (LFCSEC2) HEX ADDRESS: 0x091C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC2[7]	RUR	0	Performance Monitor - LAPD 2 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC2[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC2[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 2 since the last read of this register.
4	FCSEC2[4]	RUR	0	
3	FCSEC2[3]	RUR	0	
2	FCSEC2[2]	RUR	0	
1	FCSEC2[1]	RUR	0	
0	FCSEC2[0]	RUR	0	

## TABLE 93: PMON LAPD2 FRAME CHECK SEQUENCE ERROR COUNTER 3 (LFCSEC3) HEX ADDRESS: 0x092C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC3[7]	RUR	0	Performance Monitor - LAPD 3 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC3[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC3[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 3 since the last read of this register.
4	FCSEC3[4]	RUR	0	
3	FCSEC3[3]	RUR	0	
2	FCSEC3[2]	RUR	0	
1	FCSEC3[1]	RUR	0	
0	FCSEC3[0]	RUR	0	



# TABLE 94: BLOCK INTERRUPT STATUS REGISTER (BISR)

HEX ADDRESS: 0x0B00

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved			For E1 mode only
6	LBCODE	RO	0	<ul> <li>Loopback Code Block Interrupt Status</li> <li>This bit indicates whether or not the Loopback Code block has an interrupt request awaiting service.</li> <li>0 - Indicates no outstanding Loopback Code Block interrupt request is awaiting service</li> <li>1 - Indicates the Loopback Code block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Loopback Code Interrupt Status register (address 0x0B0A) to clear the interrupt</li> <li>Note: This bit will be reset to 0 after the microprocessor has performed a read to the Loopback Code Interrupt Status Register.</li> </ul>
5	RxClkLOS	RO	0	<ul> <li>Loss of Recovered Clock Interrupt Status</li> <li>This bit indicates whether or not the T1 receive framer is currently declaring the "Loss of Recovered Clock" interrupt.</li> <li>0 = Indicates that the T1 Receive Framer Block is NOT currently declaring the "Loss of Recovered Clock" interrupt.</li> <li>1 = Indicates that the T1 Receive Framer Block is currently declaring the "Loss of Recovered Clock" interrupt.</li> <li>1 = Indicates that the T1 Receive Framer Block is currently declaring the "Loss of Recovered Clock" interrupt.</li> <li>Note: This bit is only active if the clock loss detection feature is enabled (Register - 0x0100)</li> </ul>
4	ONESEC	RO	0	<ul> <li>One Second Interrupt Status</li> <li>This bit indicates whether or not the T1 receive framer block is currently declaring the "One Second" interrupt.</li> <li>0 = Indicates that the T1 Receive Framer Block is NOT currently declaring the "One Second" interrupt.</li> <li>1 = Indicates that the T1 Receive Framer Block is currently declaring the "One Second" interrupt.</li> </ul>
3	HDLC	RO	0	<ul> <li>HDLC Block Interrupt Status</li> <li>This bit indicates whether or not the HDLC block has any interrupt request awaiting service.</li> <li>0 = Indicates no outstanding HDLC block interrupt request is awaiting service</li> <li>1 = Indicates HDLC Block has an interrupt request awaiting service.</li> <li>Interrupt Service routine should branch to the interrupt source and read the corresponding Data LInk Status Registers (address 0x0B06, 0x0B16, 0x0B26, 0x0B10, 0x0B18, 0x0B28) to clear the interrupt.</li> <li>Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Data Link Status Registers that generated the interrupt.</li> </ul>

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 94: BLOCK INTERRUPT STATUS REGISTER (BISR)

### HEX ADDRESS: 0x0B00

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	SLIP	RO	0	<ul> <li>Slip Buffer Block Interrupt Status</li> <li>This bit indicates whether or not the Slip Buffer block has any outstanding interrupt request awaiting service.</li> <li>0 = Indicates no outstanding Slip Buffer Block interrupt request is awaiting service</li> <li>1 = Indicates Slip Buffer block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Slip Buffer Interrupt Status register (address 0x0B08) to clear the interrupt</li> <li>Note: This bit will be reset to 0 after the microprocessor has performed a read to the Slip Buffer Interrupt Status Register.</li> </ul>
1	ALARM	RO	0	<ul> <li>Alarm &amp; Error Block Interrupt Status</li> <li>This bit indicates whether or not the Alarm &amp; Error Block has any outstanding interrupt request awaiting service.</li> <li>0 = Indicates no outstanding interrupt request is awaiting service</li> <li>1 = Indicates the Alarm &amp; Error Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the corresponding alarm and error status registers (address 0x0B02, 0x0B0E, 0x0B40) to clear the interrupt.</li> <li>Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Alarm &amp; Error Interrupt Status register that generated the interrupt.</li> </ul>
0	T1 FRAME	RO	0	<ul> <li>T1 Framer Block Interrupt Status</li> <li>This bit indicates whether or not the T1 Framer block has any outstanding interrupt request awaiting service.</li> <li>0 = Indicates no outstanding interrupt request is awaiting service.</li> <li>1 = Indicates the T1 Framer Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the T1 Framer status register (address 0x0B04) to clear the interrupt</li> <li>Note: This bit will be reset to 0 after the microprocessor has performed a read to the T1 Framer Interrupt Status register.</li> </ul>





## TABLE 95: BLOCK INTERRUPT ENABLE REGISTER (BIER)

HEX ADDRESS: 0x0B01

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved			For E1 mode only
6	LBCODE_ENB	R/W	0	<ul> <li>Loopback Code Block interrupt enable</li> <li>This bit permits the user to either enable or disable the Loopback</li> <li>Code Interrupt Block for interrupt generation.</li> <li>Writing a "0" to this register bit will disable the Loopback Code Block for interrupt generation, all Loopback Code interrupts will be disabled for interrupt generation.</li> <li>If the user writes a "1" to this register bit, the Loopback Code Interrupts at the "Block Level" will be enabled. However, the individual Loopback Code interrupts at the "Source Level" still need to be enabled to in order to generate that particular interrupt to the interrupt pin.</li> <li>0 - Disables all Loopback Code Interrupt Block interrupt within the device.</li> <li>1 - Enables the Loopback Code interrupt at the "Block-Level".</li> </ul>
5	RXCLKLOSS	R/W	0	<ul> <li>Loss of Recovered Clock Interrupt Enable</li> <li>This bit permits the user to either enable or disable the Loss of Recovered Clock Interrupt for interrupt generation.</li> <li>0 - Disables the Loss of Recovered Clock Interrupt within the device.</li> <li>1 - Enables the Loss of Recovered Clock interrupt at the "Source-Level".</li> </ul>
4	ONESEC_ENB	R/W	0	<ul> <li>One Second Interrupt Enable</li> <li>This bit permits the user to either enable or disable the One Second Interrupt for interrupt generation.</li> <li>0 - Disables the One Second Interrupt within the device.</li> <li>1 - Enables the One Second interrupt at the "Source-Level".</li> </ul>
3	HDLC_ENB	R/W	0	<ul> <li>HDLC Block Interrupt Enable</li> <li>This bit permits the user to either enable or disable the HDLC Block for interrupt generation.</li> <li>Writing a "0" to this register bit will disable the HDLC Block for interrupt generation, all HDLC interrupts will be disabled for interrupt generation.</li> <li>If the user writes a "1" to this register bit, the HDLC Block interrupt at the "Block Level" will be enabled. However, the individual HDLC interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin.</li> <li>0 - Disables all SA6 Block interrupt at the "Block-Level".</li> </ul>

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 95: BLOCK INTERRUPT ENABLE REGISTER (BIER)

### HEX ADDRESS: 0x0B01

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	SLIP_ENB	R/W	0	Slip Buffer Block Interrupt Enable This bit permits the user to either enable or disable the Slip Buffer Block for interrupt generation. Writing a "0" to this register bit will disable the Slip Buffer Block for interrupt generation, then all Slip Buffer interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Slip Buffer Block inter-
				rupt at the "Block Level" will be enabled. However, the individual Slip Buffer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Slip Buffer Block interrupt within the device. 1 - Enables the Slip Buffer interrupt at the "Block-Level".
1	ALARM_ENB	R/W	0	<ul> <li>Alarm &amp; Error Block Interrupt Enable</li> <li>This bit permits the user to either enable or disable the Alarm &amp; Error Block for interrupt generation.</li> <li>Writing a "0" to this register bit will disable the Alarm &amp; Error Block for interrupt generation, then all Alarm &amp; Error interrupts will be disabled for interrupt generation.</li> <li>If the user writes a "1" to this register bit, the Alarm &amp; Error Block interrupt at the "Block Level" will be enabled. However, the individual Alarm &amp; Error interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin.</li> <li>0 - Disables all Alarm &amp; Error Block interrupt at the "Block-Level".</li> </ul>
0	T1FRAME_ENB	R/W	0	<ul> <li>T1 Framer Block Enable</li> <li>This bit permits the user to either enable or disable the T1 Framer Block for interrupt generation.</li> <li>Writing a "0" to this register bit will disable the T1 Framer Block for interrupt generation, then all T1 Framer interrupts will be disabled for interrupt generation.</li> <li>If the user writes a "1" to this register bit, the T1 Framer Block interrupt at the "Block Level" will be enabled. However, the individual T1 Framer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin.</li> <li>0 - Disables all T1 Framer Block interrupt at the "Block Level".</li> </ul>



-

#### TABLE 96: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
7	Rx OOF State	RO	0	<ul> <li>Receive Out of Frame Defect State</li> <li>This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the "Out of Frame" defect condition within the incoming T1 data-stream, as described below.</li> <li>Out of Frame defect condition is declared when "TOLR" out of "RANG" errors in the framing bit pattern is detected. (Register 0x010B)</li> <li>0 – The Receive T1 Framer block is NOT currently declaring the "Out of Frame" defect condition.</li> <li>1 – The Receive T1 Framer block is currently declaring the "Out of Frame" defect condition.</li> </ul>	
6	RxAIS State	RO	0	<ul> <li>Receive Alarm Indication Status Defect State</li> <li>This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the AIS defect condition within the incoming T1 data-stream, as described below.</li> <li>AIS defect is declared when AIS condition persists for 42 milliseconds. AIS defect is cleared when AIS condition is absent for 42 milliseconds.</li> <li>0 – The Receive T1 Framer block is NOT currently declaring the AIS defect condition.</li> <li>1 – The Receive T1 Framer block is currently declaring the AIS defect condition.</li> </ul>	
5	RxYEL State	RO	0	<ul> <li>Receive Yellow Alarm State</li> <li>This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the Yellow Alarm condition within the incoming T1 datastream, as described below.</li> <li>Yellow alarm or Remote Alarm Indication (RAI) is declared when RAI condition persists for 900 milliseconds. Yellow alarm or RAI is cleared immediately when RAI condition is absent even if the T1 Framer is receiving T1 Idle or RAI-CI signatures in ESF mode.</li> <li>0 – The Receive T1 Framer block is NOT currently declaring the Yellow Alarm condition.</li> <li>1 – The Receive T1 Framer block is currently declaring the Yellow Alarm condition.</li> </ul>	
4	LOS_State	RO	0	<ul> <li>Framer Receive Loss of Signal (LOS) State</li> <li>This READ-ONLY bit indicates whether or not the Receive T1 framer is currently declaring the Loss of Signal (LOS) condition within the incoming T1 data-stream, as described below</li> <li>LOS defect is declared when LOS condition persists for 175 consecutive bits.</li> <li>LOS defect is cleared when LOS condition is absent or when the received signal reaches a 12.5% ones density for 175 consecutive bits.</li> <li>0 = The Receive T1 Framer block is NOT currently declaring the Loss of Signal (LOS) condition.</li> <li>1 = The Receive T1 Framer block is currently declaring the Loss of Signal (LOS) condition.</li> </ul>	
3	LCV Int Status	RUR/ WC	0	Line Code Violation Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the Receive T1 LIU block has detected a Line Code Violation interrupt since the last read of this register. 0 = Indicates no Line Code Violation have occurred since the last read of this reg- ister. 1 = Indicates one or more Line Code Violation interrupt has occurred since the last read of this register.	



### **XRT86VL30**

### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
2	Rx OOF State Change	RUR/ WC	0	<ul> <li>Change in Receive Out of Frame Defect Condition Interrupt Status.</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register.</li> <li>Out of Frame defect condition is declared when "TOLR" out of "RANG" errors in the framing bit pattern is detected. (Register 0x010B)</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block declares the Out of Frame defect condition.</li> <li>2. Whenever the Receive T1 Framer block clears the Out of Frame defect condition</li> <li>0 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register</li> </ul>	
1	RxAIS State Change	RUR/ WC	0	<ul> <li>Change in Receive AIS Condition Interrupt Status.</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in Receive AIS Condition" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block declares the AIS condition.</li> <li>2. Whenever the Receive T1 Framer block clears the AIS condition</li> <li>0 = Indicates that the "Change in Receive AIS condition" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "Change in Receive AIS condition" interrupt has occurred since the last read of this register</li> </ul>	
0	RxYEL State Change	RUR/ WC	0	<ul> <li>Change in Receive Yellow Alarm Interrupt Status.</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Yellow Alarm Condition" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block declares the Yellow Alarm condition.</li> <li>2. Whenever the Receive T1 Framer block clears the Yellow Alarm condition</li> <li>0 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has occurred since the last read of this register</li> </ul>	





### REV. 1.0.1

### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 97: ALARM & ERROR INTERRUPT ENABLE REGISTER (AEIER)

HEX ADDRESS: 0x0B03

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
7-5	Reserved	-	-	Reserved (E1 mode only)	
4	-	-	-	This bit should be set to'0' for proper operation.	
3	LCV ENB	R/W	0	Line Code violation interrupt enable This bit permits the user to either enable or disable the "Line Code Viola- tion" interrupt within the XRT86VL30 device. If the user enables this inter- rupt, then the Receive T1 Framer block will generate an interrupt when Line Code Violation is detected. 0 = Disables the interrupt generation when Line Code Violation is detected. 1 = Enables the interrupt generation when Line Code Violation is detected.	
2	RXOOF ENB	R/W	0	<ul> <li>This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. The instant that the Receive T1 Framer block declares the Out of Frame defect condition.</li> <li>2. The instant that the Receive T1 Framer block clears the Out of Frame defect condition.</li> <li>0 – Disables the "Change in Out of Frame Defect Condition" Interrupt.</li> </ul>	
1	RxAIS ENB	R/W	0	<ul> <li>1 - Enables the "Change in Out of Frame Defect Condition" Interrupt.</li> <li>Change in AIS Condition interrupt enable This bit permits the user to either enable or disable the "Change in AIS Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>The instant that the Receive T1 Framer block declares the AIS condition.</li> <li>The instant that the Receive T1 Framer block clears the AIS condition.</li> <li>The instant that the Receive T1 Framer block clears the AIS condition.</li> <li>D – Disables the "Change in AIS Condition" Interrupt.</li> <li>1 – Enables the "Change in AIS Condition" Interrupt.</li> </ul>	
0	RXYEL ENB	R/W	0	<ul> <li>Change in Yellow alarm Condition interrupt enable</li> <li>This bit permits the user to either enable or disable the "Change in Yellow Alarm Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. The instant that the Receive T1 Framer block declares the Yellow Alarm condition.</li> <li>2. The instant that the Receive T1 Framer block clears the Yellow Alarm condition.</li> <li>0 – Disables the "Change in Yellow Alarm Condition" Interrupt.</li> <li>1 – Enables the "Change in Yellow Alarm Condition" Interrupt.</li> </ul>	

#### TABLE 98: FRAMER INTERRUPT STATUS REGISTER (FISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	-	-	-	Reserved (For E1 mode only)
5	SIG	RUR/ WC	0	<ul> <li>Change in Signaling Bits Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in Signaling Bits" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever any one of the four signaling bits values (A,B,C,D) has changed in any one of the 24 channels within the incoming T1 frames. Users can read the signaling change registers (address 0x010D-0x010F) to determine which signalling channel has changed.</li> <li>0 = Indicates that the "Change in Signaling Bits" interrupt has not occurred since the last read of this register.</li> <li>1 = Indicates that the "Change in Signaling Bits" interrupt has occurred since the last read of this register.</li> <li>NOTE: This bit only has meaning when Robbed-Bit Signaling is enabled.</li> </ul>
4	COFA	RUR/ WC	0	<ul> <li>Change of Frame Alignment (COFA) Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change of Framing Alignment (COFA)" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block detects a Change of Framing Alignment Signal (e.g., the Framing bits have appeared to move to a different location within the incoming T1 data stream).</li> <li>0 = Indicates that the "Change of Framing Alignment (COFA)" interrupt has not occurred since the last read of this register.</li> <li>1 = Indicates that the "Change of Framing Alignment (COFA)" interrupt has occurred since the last read of this register.</li> </ul>
3	OOF_Status	RUR/ WC	0	<ul> <li>Change in Receive Out of Frame Defect Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register.</li> <li>Out of Frame defect condition is declared when "TOLR" out of "RANG" errors in the framing bit pattern is detected. (Register 0x010B)</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block declares the Out of Frame defect condition.</li> <li>2. Whenever the Receive T1 Framer block clears the Out of Frame defect condition</li> <li>0 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register</li> </ul>





### TABLE 98: FRAMER INTERRUPT STATUS REGISTER (FISR)

HEX ADDRESS: 0x0B04

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FMD	RUR/ WC	0	Frame Mimic Detection Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Frame Mimic Detection" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects the presence of Frame Mimic bits (i.e., the Payload bits have appeared to mimic the Framing Bit pattern within the incoming T1 data stream). 0 = Indicates that the "Frame Mimic Detection" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Frame Mimic Detection" interrupt has occurred since the last read of this register.
1	SE	RUR/ WC	0	<ul> <li>Synchronization Bit Error (CRC-6) Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not the "CRC-6 Error" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects a CRC-6 Error within the incoming T1 multiframe.</li> <li>0 = Indicates that the "CRC-6 Error" interrupt has not occurred since the last read of this register.</li> <li>1 = Indicates that the "CRC-6 Error" interrupt has occurred since the last read of this register.</li> </ul>
0	FE	RUR/ WC	0	<ul> <li>Framing Error Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not a "Framing Error" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects one or more Framing Alignment Bit Error within the incoming T1 data stream.</li> <li>0 = Indicates that the "Framing Error" interrupt has not occurred since the last read of this register.</li> <li>1 = Indicates that the "Framing Error" interrupt has occurred since the last read of this register.</li> <li>NOTE: This bit doesn't not necessarily indicate that synchronization has been lost.</li> </ul>

### XRT86VL30

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
5	SIG_ENB	R/W	0	<b>Change in Signaling Bits Interrupt Enable</b> This bit permits the user to either enable or disable the "Change in Sig- naling Bits" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an inter- rupt when it detects a change in the any four signaling bits (A,B,C,D) in any one of the 24 signaling channels. Users can read the signaling change registers (address 0x010D-0x010F) to determine which signal- ling channel has changed state. 0 - Disables the Change in Signaling Bits Interrupt 1 - Enables the Change in Signaling Bits Interrupt <b>Note:</b> This bit has no meaning when Robbed-Bit Signaling is disabled.
4	COFA_ENB	R/W	0	<ul> <li>Change of Framing Alignment (COFA) Interrupt Enable</li> <li>This bit permits the user to either enable or disable the "Change in FAS Framing Alignment (COFA)" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a Change of Framing Alignment Signal (e.g., the Framing bits have appeared to move to a different location within the incoming T1 data stream).</li> <li>0 - Disables the "Change of Framing Alignment (COFA)" Interrupt.</li> <li>1 - Enables the "Change of Framing Alignment (COFA)" Interrupt.</li> </ul>
3	OOF_ENB	R/W	0	<ul> <li>Change in Out of Frame Defect Condition interrupt enable</li> <li>This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. The instant that the Receive T1 Framer block declares the Out of Frame defect condition.</li> <li>2. The instant that the Receive T1 Framer block clears the Out of Frame defect condition.</li> <li>0 – Disables the "Change in Out of Frame Defect Condition" Interrupt.</li> <li>1 – Enables the "Change in Out of Frame Defect Condition" Interrupt.</li> </ul>
2	FMD_ENB	R/W	0	<ul> <li>Frame Mimic Detection Interrupt Enable</li> <li>This bit permits the user to either enable or disable the "Frame Mimic Detection" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects the presence of Frame mimic bits (i.e., the payload bits have appeared to mimic the framing bit pattern within the incoming T1 data stream).</li> <li>0 - Disables the "Frame Mimic Detection" Interrupt.</li> <li>1 - Enables the "Frame Mimic Detection" Interrupt.</li> </ul>





#### REV. 1.0.1

### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

### TABLE 99: FRAMER INTERRUPT ENABLE REGISTER (FIER)

HEX ADDRESS: 0x0B05

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	SE_ENB	R/W	0	Synchronization Bit (CRC-6) Error Interrupt Enable This bit permits the user to either enable or disable the "CRC-6 Error Detection" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an inter- rupt when it detects a CRC-6 error within the incoming T1 multiframe. 0 - Disables the "CRC-6 Error Detection" Interrupt. 1 - Enables the "CRC-6 Error Detection" Interrupt.
0	FE_ENB	R/W	0	<ul> <li>Framing Bit Error Interrupt Enable</li> <li>This bit permits the user to either enable or disable the "Framing Alignment Bit Error Detection" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects one or more Framing Alignment Bit error within the incoming T1 data stream.</li> <li>0 - Disables the "Framing Alignment Bit Error Detection" Interrupt.</li> <li>1 - Enables the "Framing Alignment Bit Error Detection" Interrupt.</li> <li>Note: Detecting Framing Alignment Bit Error doesn't not necessarily indicate that synchronization has been lost.</li> </ul>

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RO	0	HDLC1 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 1 Controller. Two types of data link mes- sages are supported within the XRT86VL30 device: Message Ori- ented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WC	0	Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC1 Con- troller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC1 Controller Start of Transmission (TxSOT) inter- rupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	0	Receive HDLC1 Controller Start of Reception (RxSOT) InterruptStatusThis Reset-Upon-Read bit indicates whether or not the ReceiveHDLC1 Controller Start of Reception (RxSOT) interrupt hasoccurred since the last read of this register. Receive HDLC1 Con- troller will declare this interrupt when it has started to receive a data link message.0 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register1 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Inter- rupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC1 Con- troller will declare this interrupt when it has completed its transmis- sion of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC1 Controller End of Transmission (TxEOT) inter- rupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller End of Transmission (TxEOT) inter- rupt has occurred since the last read of this register





 TABLE 100: DATA LINK STATUS REGISTER 1 (DLSR1)

HEX ADDRESS: 0x0B06

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxEOT	RUR/ WC	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC1 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ WC	0	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this regis- ter
1	Rx ABORT	RUR/ WC	0	<ul> <li>Receipt of Abort Sequence Interrupt Status</li> <li>This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC1 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel.</li> <li>0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register</li> <li>1 = Receipt of Abort Sequence interrupt has occurred since last read of this register</li> </ul>
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this reg- ister. The Receive HDLC1 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.

### TABLE 101: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

HEX	ADDRESS:	0x0B07
	ADDRESS.	

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved
6	TxSOT ENB	R/W	0	Transmit HDLC1 Controller Start of Transmission (TxSOT)Interrupt EnableThis bit enables or disables the "Transmit HDLC1 Controller Start ofTransmission (TxSOT) "Interrupt within the XRT86VL30 device.Once this interrupt is enabled, the Transmit HDLC1 Controller willgenerate an interrupt when it has started to transmit a data link message.0 = Disables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt.1 = Enables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt.
5	RxSOT ENB	R/W	0	Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt.
4	TxEOT ENB	R/W	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Inter- rupt EnableThis bit enables or disables the "Transmit HDLC1 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has finished transmitting a data link message.0 = Disables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt.1 = Enables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt.
3	RxEOT ENB	R/W	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller End of Reception (RxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has finished receiving a complete data link mes- sage. 0 = Disables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt.





REV. 1.0.1

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 101: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

HEX ADDRESS: 0x0B07

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Inter- rupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RXIDLE ENB	R/W	0	Receipt of Idle Sequence Interrupt EnableThis bit enables or disables the "Receipt of Idle Sequence" Interruptwithin the XRT86VL30 device. Once this interrupt is enabled, theReceive HDLC1 Controller will generate an interrupt when it hasdetected the Idle Sequence Octet (i.e. 0x7E) within the incomingdata link channel.0 = Disables the "Receipt of Idle Sequence" interrupt.1 = Enables the "Receipt of Idle Sequence" interrupt.

#### TABLE 102: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSB_FULL	RUR/ WC	0	<b>Transmit Slip buffer Full Interrupt Status</b> This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Full interrupt has occurred since the last read of this register. The transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE oper- ation occurs, then a full frame of data will be deleted, and this inter- rupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Full interrupt has occurred since the last read of this register.
6	TxSB_EMPT	RUR/ WC	0	<b>Transmit Slip buffer Empty Interrupt Status</b> This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Empty interrupt has occurred since the last read of this regis- ter. The transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Empty interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register.
5	TxSB_SLIP	RUR/ WC	0	<ul> <li>Transmit Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register.  The transmit Slip Buffer Slips interrupt is declared when the transmit slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions:  <ol> <li>If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</li> <li>If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'.</li> <li>If the transmit Slip Buffer Slips interrupt has not occurred since the last read of this register.</li> <li>Indicates that the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register.</li> </ol></li></ul> <li>Note: Users still need to read the Transmit Slip Buffer Empty Interrupt (bit 6 of this register) or the Transmit Slip Buffer Full Interrupts (bit 7 of this register) to determine whether transmit slip buffer empties or fills. </li>





#### REV. 1.0.1

### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 102: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

HEX ADDRESS: 0x0B08

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
4	SLC®96 LOCK	RO	0	<b>SLC®96 is in SYNC</b> This READ ONLY bit field indicates whether or not frame synchroni- zation is achieved when the XRT86VL30 is configured in SLC®96 framing mode.
				0 = Indicates that frame synchronization is not achieved in SLC $\textcircled{B}$ 96 framing mode.
				1 = Indicates that frame synchronization is achieved in SLC®96 framing mode.
3	Multiframe LOCK	RO	0	<ul> <li>Multiframe is in SYNC</li> <li>This READ ONLY bit field indicates whether or not the T1 Receive</li> <li>Framer Block is declaring T1 Multiframe LOCK status.</li> <li>0 = Indicates that the T1 Receive Framer is currently declaring T1 multiframe LOSS OF LOCK status</li> <li>0 = Indicates that the T1 Receive Framer is currently declaring T1 multiframe LOCK status</li> </ul>
2	RxSB_FULL	RUR/ WC	0	Receive Slip buffer Full Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Full interrupt has occurred since the last read of this register. The Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the receive slip buffer is full and a WRITE oper- ation occurs, then a full frame of data will be deleted, and this inter- rupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Full interrupt has occurred since the last read of this register.

### **XRT86VL30**

### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 102: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RxSB_EMPT	RUR/ WC	0	<ul> <li>Receive Slip buffer Empty Interrupt Status</li> <li>This Reset-Upon-Read bit indicates whether or not the Receive Slip</li> <li>Buffer Empty interrupt has occurred since the last read of this register. The Receive Slip Buffer Empty interrupt is declared when the receive slip buffer is emptied. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</li> <li>0 = Indicates that the Receive Slip Buffer Empty interrupt has not occurred since the last read of this register.</li> <li>1 = Indicates that the Receive Slip Buffer Empty interrupt has occurred since the last read of this register.</li> </ul>
0	RxSB_SLIP	RUR/ WC	0	<ul> <li>Receive Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Slips interrupt has occurred since the last read of this register.  The Receive Slip Buffer Slips interrupt is declared when the receive slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions:  <ol> <li>If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</li> <li>If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. </li> <li>If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'.</li> <li>Indicates that the Receive Slip Buffer Slips interrupt has not occurred since the last read of this register.</li> <li>I = Indicates that the Receive Slip Buffer Slips interrupt has occurred since the last read of this register.</li> </ol></li></ul> Note: Users still need to read the Receive Slip Buffer Empty Interrupt (bit 1 of this register) or the Receive Slip Buffer Full Interrupts (bit 2 of this register) to determine whether transmit slip buffer empties or fills.





#### TABLE 103: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

HEX ADDRESS: 0x0B09

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxFULL_ENB	R/W	0	<b>Transmit Slip Buffer Full Interrupt Enable</b> This bit enables or disables the Transmit Slip Buffer Full interrupt within the XRT86VL30 device. Once this interrupt is enabled, the transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE opera- tion occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 - Disables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills.
6	TxEMPT_ENB	R/W	0	<b>Transmit Slip Buffer Empty Interrupt Enable</b> This bit enables or disables the Transmit Slip Buffer Empty interrupt within the XRT86VL30 device. Once this interrupt is enabled, the transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 0 - Disables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1 - Enables the Transmit Slip Buffer Empty interrupt when the Trans- mit Slip Buffer empties.
5	TxSLIP_ENB	R/W	0	<ul> <li>Transmit Slip Buffer Slips Interrupt Enable This bit enables or disables the Transmit Slip Buffer Slips interrupt within the XRT86VL30 device. Once this interrupt is enabled, the transmit Slip Buffer Slips interrupt is declared when either the trans- mit slip buffer is filled or emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: <ol> <li>If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</li> <li>If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. </li> <li>If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'.</li> <li>D - Disables the Transmit Slip Buffer Slips interrupt when the Trans- mit Slip Buffer empties or fills</li> <li>Enables the Transmit Slip Buffer Slips interrupt when the Trans- mit Slip Buffer empties or fills.</li> </ol></li></ul>
4-3	Reserved	-	-	Reserved

### **XRT86VL30**

### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 103: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	RxFULL_ENB	R/W	0	Receive Slip Buffer Full Interrupt Enable This bit enables or disables the Receive Slip Buffer Full interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the Receive slip buffer is full and a WRITE opera- tion occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 - Disables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills.
1	RxEMPT_ENB	R/W	0	<b>Receive Slip buffer Empty Interrupt Enable</b> This bit enables or disables the Receives Slip Buffer Empty interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive Slip Buffer Empty interrupt is declared when the Receive slip buffer is emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 0 - Disables the Receive Slip Buffer Empty interrupt when the Trans- mit Slip Buffer empties 1 - Enables the Receive Slip Buffer Empty interrupt when the Trans- mit Slip Buffer empties.
0	RxSLIP_ENB	R/W	0	<ul> <li>Receive Slip buffer Slips Interrupt Enable This bit enables or disables the Receive Slip Buffer Slips interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive Slip Buffer Slips interrupt is declared when either the Receive slip buffer is filled or emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'.  The interrupt status bit will be set to '1' in either one of these two conditions:  1. If the Receive slip buffer is full and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 - Disables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills  1 - Enables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills.</li></ul>





#### TABLE 104: RECEIVE LOOPBACK CODE INTERRUPT AND STATUS REGISTER (RLCISR) HEX ADDRESS: 0x0B0A

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	<ul> <li>Receive Loopback Activation Code State</li> <li>This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR - address 0x0126) if Receive Loopback Activation Code Detection is enabled.</li> <li>0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code.</li> <li>1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code.</li> </ul>
2	RXDSTAT	RO	0	<ul> <li>Receive Loopback Deactivation Code State</li> <li>This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR - address 0x0127) if Receive Loopback Deactivation Code Detection is enabled.</li> <li>0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code.</li> <li>1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.</li> </ul>
1	RXAINT	RUR/ WC	0	<ul> <li>Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback  Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive  Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"</li></ul>
0	RXDINT	RUR/ WC	0	<ul> <li>Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. </li> <li>Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. </li> <li>0 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register </li> </ul>

### TABLE 105: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER (RLCIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	<ul> <li>Receive Loopback Activation Code Interrupt Enable</li> <li>This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code.</li> <li>2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code.</li> <li>0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.</li> <li>1 - Enables the "Change in Receive Loopback Activation Code"</li> </ul>
0	RXDENB	R/W	0	<ul> <li>Interrupt within the T1 Receive Framer.</li> <li>Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. <ol> <li>Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code.</li> <li>Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code.</li> <li>O - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. </li> </ol></li></ul>





#### TABLE 106: EXCESSIVE ZERO STATUS REGISTER (EXZSR)

HEX ADDRESS: 0x0B0E

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	Reserved	-	-	Reserved
0	EXZ_STATUS	RUR/ WC	0	<ul> <li>Change in Excessive Zero Condition Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Excessive Zero Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will gener- ate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Excessive Zero Condition. 2. Whenever the Receive T1 Framer block clears the Excessive Zero Condition 0 = Indicates the "Change in Excessive Zero Condition" interrupt has NOT occurred since the last read of this register 1 = Indicates the "Change in Excessive Zero Condition" interrupt has occurred since the last read of this register</li></ul>

#### TABLE 107: EXCESSIVE ZERO ENABLE REGISTER (EXZER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	-	-	-	Reserved
0	EXZ_ENB	R/W	0	<ul> <li>Change in Excessive Zero Condition Interrupt Enable This bit enables or disables the "Change in Excessive Zero Condition" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. <ol> <li>Whenever the Receive T1 Framer block detects the Excessive Zero Condition.</li> <li>Whenever the Receive T1 Framer block clears the Excessive Zero Condition</li> <li>O - Disables the "Change in Excessive Zero Condition" interrupt within the Receive T1 Framer Block</li> <li>Enables the "Change in Excessive Zero Condition" interrupt within the Receive T1 Framer Block</li> </ol> </li> </ul>

#### TABLE 108: SS7 STATUS REGISTER FOR LAPD1 (SS7SR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
0	SS7_1_STATUS	RUR/ WC	0	<ul> <li>SS7 Interrupt Status for LAPD Controller 1</li> <li>This Reset-Upon-Read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length.</li> <li>0 = Indicates that the "SS7" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "SS7" interrupt has occurred since the last read of this register</li> </ul>

#### TABLE 109: SS7 ENABLE REGISTER FOR LAPD1 (SS7ER1)

#### HEX ADDRESS: 0x0B11

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
0	SS7_1_ENB	R/W	0	<ul> <li>SS7 Interrupt Enable for LAPD Controller 1</li> <li>This bit enables or disables the "SS7" interrupt within the LAPD Controller 1.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length.</li> <li>0 - Disables the "SS7" interrupt within the LAPD Controller 1.</li> <li>1 - Enables the "SS7" interrupt within the LAPD Controller 1.</li> </ul>

# REV. 1.0.1 HEX ADDRESS: 0x0B10

E



### TABLE 110: RxLOS/CRC INTERRUPT STATUS REGISTER (RLCISR)

HEX ADDRESS: 0x0B12

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved
3	RxLOSINT	RUR/ WC	0	<ul> <li>Change in Receive LOS condition Interrupt Status This bit indicates whether or not the "Change in Receive LOS condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. <ol> <li>Whenever the Receive T1 Framer block declares the Receive LOS condition.</li> <li>Whenever the Receive T1 Framer block clears the Receive LOS condition.</li> <li>Whenever the Receive T1 Framer block clears the Receive LOS condition.</li> <li>Indicates that the "Change in Receive LOS Condition" interrupt has not occurred since the last read of this register. I = Indicates that the "Change in Receive LOS Condition" interrupt has occurred since the last read of this register. </li> </ol></li></ul>
2-0	Reserved	-	-	

#### TABLE 111: RxLOS/CRC INTERRUPT ENABLE REGISTER (RLCIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxLOS_ENB	R/W	0	<ul> <li>Change in Receive LOS Condition Interrupt Enable</li> <li>This bit enables the "Change in Receive LOS Condition" interrupt.</li> <li>0 = Enables "Change in Receive LOS Condition" Interrupt.</li> <li>1 = Disables "Change in Receive LOS Condition" Interrupt.</li> </ul>
2-0	-	-	-	Reserved

### TABLE 112: DATA LINK STATUS REGISTER 2 (DLSR2)

HEX ADDRESS: 0x0B16

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RO	0	HDLC2 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 2 Controller. Two types of data link mes- sages are supported within the XRT86VL30 device: Message Ori- ented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WC	0	Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC2 Con- troller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC2 Controller Start of Transmission (TxSOT) inter- rupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	0	Receive HDLC2 Controller Start of Reception (RxSOT) InterruptStatusThis Reset-Upon-Read bit indicates whether or not the ReceiveHDLC2 Controller Start of Reception (RxSOT) interrupt hasoccurred since the last read of this register. Receive HDLC2 Con- troller will declare this interrupt when it has started to receive a data link message.0 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register1 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC2 Controller End of Transmission (TxEOT) Inter- rupt StatusThis Reset-Upon-Read bit indicates whether or not the Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC2 Con- troller will declare this interrupt when it has completed its transmis- sion of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs.0 = Transmit HDLC2 Controller End of Transmission (TxEOT) inter- rupt has not occurred since the last read of this register1 = Transmit HDLC2 Controller End of Transmission (TxEOT) inter- rupt has occurred since the last read of this register



REV. 1.0.1



### TABLE 112: DATA LINK STATUS REGISTER 2 (DLSR2)

HEX ADDRESS: 0x0B16

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxEOT	RUR/ WC	0	Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC2 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ WC	0	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this regis- ter
1	Rx ABORT	RUR/ WC	0	<ul> <li>Receipt of Abort Sequence Interrupt Status</li> <li>This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC2 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel.</li> <li>0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register</li> <li>1 = Receipt of Abort Sequence interrupt has occurred since last read of this register</li> </ul>
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this reg- ister. The Receive HDLC2 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.

(RxEOT) interrupt.

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

DEFAULT

### TABLE 113: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)

Түре

	<u>i                                     </u>	<u> </u>		
7	Reserved		-	Reserved
6	TxSOT ENB	R/W	0	Transmit HDLC2 Controller Start of Transmission (TxSOT)Interrupt EnableThis bit enables or disables the "Transmit HDLC2 Controller Start ofTransmission (TxSOT) "Interrupt within the XRT86VL30 device.Once this interrupt is enabled, the Transmit HDLC2 Controller willgenerate an interrupt when it has started to transmit a data link message.0 = Disables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt.1 = Enables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt.
5	RxSOT ENB	R/W	0	Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt.
4	TxEOT ENB	R/W	0	Transmit HDLC2 Controller End of Transmission (TxEOT) Inter- rupt EnableThis bit enables or disables the "Transmit HDLC2 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has finished transmitting a data link message.0 = Disables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt.1 = Enables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt.
3	RXEOT ENB	R/W	0	Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller End of Reception (RxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has finished receiving a complete data link mes- sage. 0 = Disables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt.



**DESCRIPTION-OPERATION** 



### **XRT86VL30**

FUNCTION

Віт



#### REV. 1.0.1

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 113: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)

HEX ADDRESS: 0x0B17

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence"Inter- rupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RxIDLE ENB	R/W	0	Receipt of Idle Sequence Interrupt EnableThis bit enables or disables the "Receipt of Idle Sequence"Interruptwithin the XRT86VL30 device. Once this interrupt is enabled, theReceive HDLC2 Controller will generate an interrupt when it hasdetected the Idle Sequence Octet (i.e. 0x7E) within the incomingdata link channel.0 = Disables the "Receipt of Idle Sequence" interrupt.1 = Enables the "Receipt of Idle Sequence" interrupt.

# TABLE 114: SS7 STATUS REGISTER FOR LAPD2 (SS7SR2)

#### HEX ADDRESS: 0x0B18

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
0	SS7_2_STATUS	RUR/ WC	0	<ul> <li>SS7 Interrupt Status for LAPD Controller 2</li> <li>This Reset-Upon-Read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length.</li> <li>0 = Indicates that the "SS7" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "SS7" interrupt has occurred since the last read of this register</li> </ul>

#### TABLE 115: SS7 ENABLE REGISTER FOR LAPD2 (SS7ER2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
0	SS7_2_ENB	R/W	0	<ul> <li>SS7 Interrupt Enable for LAPD Controller 2</li> <li>This bit enables or disables the "SS7" interrupt within the LAPD Controller 2.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length.</li> <li>0 - Disables the "SS7" interrupt within the LAPD Controller 2.</li> <li>1 - Enables the "SS7" interrupt within the LAPD Controller 2.</li> </ul>

#### TABLE 116: DATA LINK STATUS REGISTER 3 (DLSR3)

HEX ADDRESS: 0x0B26

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RUR/ WC	0	HDLC3 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 3 Controller. Two types of data link messages are supported within the XRT86VL30 device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link mes- sage is received
6	TxSOT	RUR/ WC	0	Transmit HDLC3 Controller Start of Transmission (TxSOT) Inter- rupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has started to transmit a data link mes- sage. For sending large HDLC messages, start loading the next avail- able buffer once this interrupt is detected. 0 = Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	0	Receive HDLC3 Controller Start of Reception (RxSOT) InterruptStatusThis Reset-Upon-Read bit indicates whether or not the ReceiveHDLC3 Controller Start of Reception (RxSOT) interrupt has occurredsince the last read of this register. Receive HDLC3 Controller willdeclare this interrupt when it has started to receive a data link message.0 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupthas not occurred since the last read of this register1 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupthas occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register

### TABLE 116: DATA LINK STATUS REGISTER 3 (DLSR3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxEOT	RUR/ WC	0	Receive HDLC3 Controller End of Reception (RxEOT) InterruptStatusThis Reset-Upon-Read bit indicates whether or not the ReceiveHDLC3 Controller End of Reception (RxEOT) Interrupt has occurredsince the last read of this register. Receive HDLC3 Controller willdeclare this interrupt once it has completely received a full data linkmessage, or once the buffer is full.0 = Receive HDLC3 Controller End of Reception (RxEOT) interrupt hasnot occurred since the last read of this register
				1 = Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ WC	0	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Inter- rupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this reg- ister 1 = FCS Error interrupt has occurred since the last read of this reg-
				1 = FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	0	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC3 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register
				1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC3 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxI- DLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.



HEX ADDRESS: 0x0B26



#### TABLE 117: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

HEX ADDRESS: 0x0B27

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved
6	TxSOT ENB	R/W	0	Transmit HDLC3 Controller Start of Transmission (TxSOT)Interrupt EnableThis bit enables or disables the "Transmit HDLC3 Controller Start ofTransmission (TxSOT) "Interrupt within the XRT86VL30 device.Once this interrupt is enabled, the Transmit HDLC3 Controller willgenerate an interrupt when it has started to transmit a data link message.0 = Disables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt.1 = Enables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt.1 = Enables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt.
5	RxSOT ENB	R/W	0	Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC3 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt.
4	TxEOT ENB	R/W	0	Transmit HDLC3 Controller End of Transmission (TxEOT) Inter- rupt EnableThis bit enables or disables the "Transmit HDLC3 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VL30 device.Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has finished transmitting a data link message.0 = Disables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt.1 = Enables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt.
3	RxEOT ENB	R/W	0	Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC3 Controller End of Reception (RxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has finished receiving a complete data link mes- sage. 0 = Disables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt.

### **XRT86VL30**

### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 117: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RxABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Inter- rupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RXIDLE ENB	R/W	0	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.





#### TABLE 118: SS7 STATUS REGISTER FOR LAPD3 (SS7SR3)

HEX ADDRESS: 0x0B28

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
0	SS7_3_STATUS	RUR/ WC	0	<ul> <li>SS7 Interrupt Status for LAPD Controller 3</li> <li>This Reset-Upon-Read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length.</li> <li>0 = Indicates that the "SS7" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "SS7" interrupt has occurred since the last read of this register</li> </ul>	

#### TABLE 119: SS7 ENABLE REGISTER FOR LAPD3 (SS7ER3)

Hex Address: 0x0B29

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION			
0	SS7_3_ENB	R/W		<ul> <li>SS7 Interrupt Enable for LAPD Controller 3</li> <li>This bit enables or disables the "SS7" interrupt within the LAPD Controller 3.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length.</li> <li>0 - Disables the "SS7" interrupt within the LAPD Controller 3.</li> <li>1 - Enables the "SS7" interrupt within the LAPD Controller 3.</li> </ul>			

## XRT86VL30

FUNCTION

Віт

### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

5	renorment		DELAGET	DESONA HON OF ENAMON
[7:6]	Reserved	-	-	Reserved
5	RxAIS-CI_state	RO	0	Receive Alarm Indication Signal-Customer Installation (AIS-CI) State This READ ONLY bit field indicates whether or not the Receive T1 Framer is currently detecting the Alarm Indication Signal-Customer Installation (AIS- CI) condition. Alarm Indication Signal-Customer Installation (AIS-CI) is intended for use in a network to differentiate between an issue within the network or the Cus- tomer Installation (CI). AIS-CI is an all ones signal with an embedded signature of 01111100 11111111 (right-to left) which recurs at 386 bit intervals in-the DS-1 signal. 0 = Indicates the Receive T1 Framer is currently NOT detecting the AIS-CI condition 1 = Indicates the Receive T1 Framer is currently detecting the AIS-CI condi- tion <i>Note: This bit only works if AIS-CI detection is enabled (Register 0x011C)</i>
4	RxRAI-CI_state	RO	0	<b>Rx RAI-CI State</b> This READ ONLY bit field indicates whether or not the Receive T1 Framer is currently declaring the Remote Alarm Indication - Customer Installation (RAI-CI) condition. (This is for T1 ESF framing mode only)         Remote Alarm Indication - Customer Installation (RAI-CI) is intended for use in a network to differentiate between an issue within the network or the Customer Installation (CI).         RAI-CI is a repetitive pattern with a period of 1.08 seconds. It is comprised of 0.99 seconds of RAI message (00000000 11111111 Right-to-left) and a 90 ms of RAI-CI signature (00111110 11111111 Right to left) to form a RAI-CI signal.         0 = Indicates the Receive T1 Framer is currently NOT detecting the RAI-CI condition         1 = Indicates the Receive T1 Framer is currently detecting the RAI-CI condition         Note: This bit only works if RAI-CI detection is enabled (Register 0x011C)
[3:2]	Reserved	-	-	Reserved

### TABLE 120: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIASR)

TYPE DEFAULT

HEX ADDRESS: 0x0B40

**DESCRIPTION-OPERATION** 





#### **XRT86VL30**

REV. 1.0.1

### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 120: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIASR)

#### HEX ADDRESS: 0x0B40

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
1	RxAIS-CI	RUR/ WC	0	<ul> <li>Change in Receive AIS-CI Condition Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in CI Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will general an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block detects the AIS-CI Condition</li> <li>2. Whenever the Receive T1 Framer block clears the AIS-CI Condition</li> <li>0 = Indicates the "Change in AIS-CI Condition" interrupt has NOT occur since the last read of this register</li> <li>1 = Indicates the "Change in AIS-CI Condition" interrupt has occurred si the last read of this register</li> </ul>	
0	RxRAI-CI	RUR/ WC	0	<ul> <li>Change in Receive RAI-CI Condition Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in RAI-CI Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block detects the RAI-CI Condition.</li> <li>2. Whenever the Receive T1 Framer block clears the RAI-CI Condition</li> <li>0 = Indicates the "Change in RAI-CI Condition" interrupt has NOT occurred since the last read of this register</li> <li>1 = Indicates the "Change in RAI-CI Condition" interrupt has occurred since the last read of this register</li> </ul>	

#### TABLE 121: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIAIER)

#### Hex Address: 0x0B41

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RxAIS-CI_ENB	R/W	0	<ul> <li>Change in Receive AIS-CI Condition Interrupt Enable</li> <li>This bit enables or disables the "Change in AIS-CI Condition" interrupt within the T1 Receive Framer Block.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block detects the AIS-CI Condition.</li> <li>2. Whenever the Receive T1 Framer block clears the AIS-CI Condition</li> <li>0 - Disables the "Change in AIS-CI Condition" interrupt.</li> <li>1 - Enables the "Change in AIS-CI Condition" interrupt.</li> </ul>
0	RxRAI-CI_ENB	R/W	0	<ul> <li>Change in Receive RAI-CI Condition Interrupt Enable</li> <li>This bit enables or disables the "Change in RAI-CI Condition" interrupt within the T1 Receive Framer Block.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block detects the RAI-CI Condition.</li> <li>2. Whenever the Receive T1 Framer block clears the AIS-CI Condition</li> <li>0 - Disables the "Change in RAI-CI Condition" interrupt.</li> <li>1 - Enables the "Change in RAI-CI Condition" interrupt.</li> </ul>



BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
RMTCH3	RMTCH2	BOCC	RFDLAD	RFDLF	TFDLE	RMTCH1	RBOC
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

#### TABLE 122: T1 BOC INTERRUPT STATUS REGISTER (BOCISR 0x0B70H)

#### BIT 7 - Receive FDL Match 3 Event

This bit is set when the receive FDL message is equal to the RFDL Match 3 message, and filter validation has occured.

} 0 - No Match

} 1 - Match 3

#### BIT 6 - Receive FDL Match 2 Event

This bit is set when the receive FDL message is equal to the RFDL Match 2 message, and filter validation has occured.

- } 0 No Match
- } 1 Match 2

#### BIT 5 - BOC Clear Event (Loss of BOC)

This bit is set when 3 or more consecutive Non-BOC messages occur (Non-BOC means that the message meets the '0xxxxx011111111' framing format, but does not contain a valid BOC).

- } 0 No Change
- } 1 BOC Cleared

#### **BIT 4 - RFDL Abort Detect Event**

This bit is set when nine consecutive ones are detected within the FDL bits.

- } 0 Normal
- } 1 RFDL Abort

#### BIT 3 - RFDL Register Full Event (Receive Start of Transfer)

This bit is set when the RFDL register is full. This register is not gated by the filter.

- } 0 Not Full
- } 1 Full



REV. 1.0.1

**XRT86VL30** 

#### BIT 2 - TFDL Register Empty Event (Transmit End of Transfer)

This bit is set when the TFDL register has been emptied according to amount of repetitions programmed into the TxBYTE count register 0xn178h. This alarm is meant to be an indicator of a complete BOC transmission for system alert or to initiate a response for future processing.

} 0 - Not Emptied

} 1 - Emptied

#### BIT 1 - Receive FDL Match 1 Event

This bit is set when the receive FDL message is equal to the RFDL Match 1 message, and filter validation has occured.

- } 0 No Match
- } 1 Match 1

#### BIT 0 - Receive BOC Detector Change of Status

This bit is set to 1 any time a change has occured with the RFDL message. This alarm will NOT be set unless the filter setting has been satisfied.

- } 0 No Change
- } 1 Change of Status



#### TABLE 123: T1 BOC INTERRUPT ENABLE REGISTER (BOCIER 0x0B71H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
RMTCH3	RMTCH2	BOCC	RFDLAD	RFDLF	TFDLE	RMTCH1	RBOC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT 7 - Receive FDL Match 3 Event

This bit is used to enable the RFDL Match 3 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

#### BIT 6 - Receive FDL Match 2 Event

This bit is used to enable the RFDL Match 2 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

#### **BIT 5 - BOC Clear Event**

This bit is used to enable the BOC Clear Event Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

#### BIT 4 - RFDL Abort Detect Event

This bit is used to enable the RFDL Abort Detect Event Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

#### BIT 3 - RFDL Register Full Event

This bit is used to enable the RFDL Full Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

#### BIT 2 - TFDL Register Empty Event

This bit is used to enable the TFDL Empty Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

#### BIT 1 - Receive FDL Match 1 Event

This bit is used to enable the RFDL Match 1 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

#### BIT 0 - Receive BOC Detector Change of Status

This bit is used to enable the BOC detector change of status Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled



#### TABLE 124: T1 BOC UNSTABLE INTERRUPT STATUS REGISTER (BOCUISR 0x0B74H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Reserved	Unstable			Rese	erved		
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

#### BIT 7 - Reserved

#### BIT 6 - Unstable SSM Message Interrupt Status

This bit will be set to '1' anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message. This register is Reset Upon Read.

} 0 - No Change in SSM

} 1 - Change in SSM

BITS [5:0] - Reserved



#### TABLE 125: T1 BOC UNSTABLE INTERRUPT ENABLE REGISTER (BOCUIER 0x0B75H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Reserved	Unstable			Rese	erved		
R/W	R/W	R/W	R/W R/W R/W R/W R/W R/V				
0	0	0	0	0	0	0	0

#### **BIT 7 - Reserved**

#### BIT 6 - Unstable SSM Message Interrupt Enable

This bit is used to enable the Unstable SSM message Interrupt. Unstable is defined as anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message.

} 0 - Disabled

} 1 - Interrupt Enabled

BITS [5:0] - Reserved



#### 2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS

#### TABLE 126: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0)

HEX ADDRESS: 0x0F00

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
7	QRSS_n/ PRBS_n	R/W	0	<b>QRSS/PRBS Select Bits</b> These bits are used to select between QRSS and PRBS. $0 = PRBS_n (2^{15} - 1)$ $1 = QRSS_n (2^{20} - 1)$	
6	PRBS_Rx_n/ PRBS_Tx_n	R/W	0	PRBS Receive/Transmit Select: This bit is used to select where the output of the PRBS Generator is directed if PRBS generation is enabled. 0 = Normal Operation - PRBS generator is output on TTIP and TRING if PRBS generator is output on RPOS and RCLK. $Bit 6 = "0"TXTTIPPBRSGeneratorBit 6 = "1"PBRSGeneratorRXRPOSRNEG$	
5	RXON_n	R/W	0	Receiver ON: This bit permits the user to either turn on or turn off the Receive Sec- tion of XRT86VL30. If the user turns on the Receive Section, then XRT86VL30 will begin to receive the incoming data-stream via the RTIP and RRING input pins. Conversely, if the user turns off the Receive Section, then the entire Receive Section except the MCLKIN Phase Locked Loop (PLL) will be powered down. 0 = Shuts off the Receive Section of XRT86VL30. 1 = Turns on the Receive Section of XRT86VL30.	

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 126: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
4-0	EQC[4:0]	R/W	00000	Equalizer Control [4:0]:
				These bits are used to control the transmit pulse shaping, transmit line build-out (LBO) and receive sensitivity level.
				The Transmit Pulse Shape can be controlled by adjusting the Trans- mit Line Build-Out Settings for different cable length in T1 mode. Transmit pulse shape can also be controlled by using the Arbitrary mode, where users can specify the amplitude of the pulse shape by using the 8 Arbitrary Pulse Segments provided in the LIU registers (0x0F08-0x0F0F), where n is the channel number.
				The XRT86VL30 device supports both long haul and short haul applications which can also be selected using the EQC[4:0] bits.
				Table 127.presents the corresponding Transmit Line Build Out andReceive Sensitivity settings using different combinations of thesefive EQC[4:0] bits.





## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 127: EQUALIZER CONTROL AND TRANSMIT LINE BUILD OUT

EQC[4:0]	T1 MODE/RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE
0x00h	T1 Long Haul/36dB	0dB	100Ω TP
0x01h	T1 Long Haul/36dB	-7.5dB	100Ω TP
0x02h	T1 Long Haul/36dB	-15dB	100Ω TP
0x03h	T1 Long Haul/36dB	-22.5dB	100Ω TP
0x04h	T1 Long Haul/45dB	0dB	100Ω TP
0x05h	T1 Long Haul/45dB	-7.5dB	100Ω TP
0x06h	T1 Long Haul/45dB	-15dB	100Ω TP
0x07h	T1 Long Haul/45dB	-22.5dB	100Ω TP
0x08h	T1 Short Haul/15dB	0 to 133 feet (0.6dB)	100Ω TP
0x09h	T1 Short Haul/15dB	133 to 266 feet (1.2dB)	100Ω TP
0x0Ah	T1 Short Haul/15dB	266 to 399 feet (1.8dB)	100Ω TP
0x0Bh	T1 Short Haul/15dB	399 to 533 feet (2.4dB)	100Ω TP
0x0Ch	T1 Short Haul/15dB	533 to 655 feet (3.0dB)	100Ω TP
0x0Dh	T1 Short Haul/15dB	Arbitrary Pulse	100Ω TP
0x0Eh	T1 Gain Mode/29dB	0 to 133 feet (0.6dB)	100Ω TP
0x0Fh	T1 Gain Mode/29dB	133 to 266 feet (1.2dB)	100Ω TP
0x10h	T1 Gain Mode/29dB	266 to 399 feet (1.8dB)	100Ω TP
0x11h	T1 Gain Mode/29dB	399 to 533 feet (2.4dB)	100Ω TP
0x12h	T1 Gain Mode/29dB	533 to 655 feet (3.0dB)	100Ω TP
0x13h	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω TP
0x14h	T1 Gain Mode/29dB	0dB	100Ω TP
0x15h	T1 Gain Mode/29dB	-7.5dB	100Ω TP
0x16h	T1 Gain Mode/29dB	-15dB	100Ω TP
0x17h	T1 Gain Mode/29dB	-22.5dB	100Ω TP
0x18h	E1 Long Haul/36dB	ITU G.703	75Ω Coax
0x19h	E1 Long Haul/36dB	ITU G.703	120Ω TP
0x1Ah	E1 Long Haul/45dB	ITU G.703	75Ω Coax
0x1Bh	E1 Long Haul/45dB	ITU G.703	120Ω TP
0x1Ch	E1 Short Haul/15dB	ITU G.703	75Ω Coax
0x1Dh	E1 Short Haul/15dB	ITU G.703	120Ω TP
0x1Eh	E1 Gain Mode/29dB	ITU G.703	75Ω Coax
0x1Fh	E1 Gain Mode/29dB	ITU G.703	120Ω TP

# TABLE 128: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

Віт	FUNCTION	Түре	DEFAULT		D	ESCRIPTION-	OPERATION		
7	RXTSEL_n	R/W	0	Receiver Te	rmination	Select:			
				Upon power up, the receivers are in "High" impedance. The receiv termination can be selected by setting this bit according to the fol- lowing table:					
					RXTSE		ermination		
					0	"High"	mpedance		
					1	In	ternal		
6	TXTSEL_n	R/W	0	Transmit Te					
							nternal termir nitter accordi		
					ТХТ	SEL TX	Terminatio	n	
					0	"Hiç	jh" Impedan	ice	
					1		Internal		
				Mode. In internal te "1"), internal according to	rmination r transmit a	node, (i.e., 1 nd receive te	onfigured in I TXTSEL = "1' ermination ca Internal Ti and Re Termin	" and RXT an be sele ransmit ceive	SEL =
					0	0	100		
					0	1	110	Ω	
					1	0	750	2	
					1	1	120	Ω	
							n mode, the ne transforme		tter output
3	RxJASEL_n	R/W	0	the Receive 0 = Disables within the Re	nits the use Path within the Jitter A eceive T1 L the Jitter A	r to enable of the XRT86 Attenuator to IU Block. ttenuator to	or disable the VL30 device. o operate in th operate in th	he Receiv	e Path







#### REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 128: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

HEX ADDRESS: 0x0F01

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION				
2	TxJASEL_n	R/W	0	<ul> <li>Transmit Jitter Attenuator Enable</li> <li>This bit permits the user to enable or disable the Jitter Attenuator in the Transmit Path within the XRT86VL30 device.</li> <li>0 = Disables the Jitter Attenuator to operate in the Transmit Path within the Transmit T1 LIU Block.</li> <li>1 = Enables the Jitter Attenuator to operate in the Transmit Path within the Transmit T1 LIU Block.</li> </ul>					
1	JABW_n	R/W	0	Jitter Attenuator Bandwidth Select: In T1 mode, the Jitter Attenuator Bandwidth is always 3Hz, and this bit has no effect on the Jitter Attenuator Bandwidth. The FIFOS (bit D0 of this register) will be used to select the FIFO size, according to the table below.					
				Mode	JABW bit D1	FIFOS_n bit D0	JA B-W Hz	FIFO Size	
				T1	0	0	3	32	
				T1	0	1	3	64	
				T1	1	0	3	32	
				T1	1	1	3	64	
				E1	0	0	10	32	
				E1	0	1	10	64	
				E1	1	0	1.5	64	
				E1	1	1	1.5	64	
									_
0	FIFOS_n	R/W	0	FIFO Size S bit.	elect: See ta	able of bit D1	above for th	e function o	f this

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 129: LIU CHANNEL CONTROL REGISTER 2 (LIUCCR2)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTIC	ON-OPERATION	I	DESCRIPTION-OPERATION			
7 6-4	INVQRSS_n TXTEST[2:0]	R/W R/W	0	Invert QRSS Pattern: This bit inverts the output PRBS/QRSS pattern if the LIU Block is configured to transmit a PRBS/QRSS pattern. 0 = The LIU will NOT invert the output PRBS/QRSS pattern 1 = The LIU will invert the output PRBS/QRSS pattern Transmit Test Pattern [2:0]: These bits are used to configure the Transmit T1 LIU Block to gen- arate and transmit test patterns according to the following table							
				erate and transmit test patterns according to the following table. Use of these bits automatically places the LIU section in Single Rail mode. When this happens, the Framer section must be placed in Single Rail mode in Reg 0x0101.							
				TXTEST2	TXTEST1	TXTEST0	Test Pattern				
				0	х	Х	No Pattern				
				1	0	0	TDQRSS				
				1	0	1	TAOS				
				1	1	0	TLUC				
				1	1	1	TLDC				
				TDQRSS (Transm QRSS pattern is a 1 no more than 14 cc TAOS (Transmit A Whenever the user mit T1 LIU Block w Transmit T1 Frame minal equipment) a TLUC (Transmit N The Transmit T1 LI Loop-Up Code of "0 ber n. When Network Loo will ignore the "Auto Back activation" (N order to avoid activ when the remote te TLDC (Transmit N The Transmit T1 LI Loop-Down Code of ber n.	2 <sup>20</sup> -1 pseudo- onsecutive zer <b>II Ones):</b> implements t ill ignore the c r block (as we nd overwrite i <b>etwork Loop</b> U Block will g 00001" to the op-Up code is omatic Loop-C LCDE1 ="1", I ating Remote erminal respor <b>etwork Loop</b> U Block will g	-random bit seros. this configurate data that it is a cell as the upstern this data with <b>-Up Code):</b> enerate and tell line for the server being transmin Code detection NLCDE0 = "1" Digital Loop- nds to the Loop- <b>-Down Code</b> enerate and tell enerate and tell enerat	equence (PRBS) tion setting, the T accepting from the ream system-side the All Ones Patter ransmit the Network elected channel n titted, the XRT86V n and Remote Lo of register 0x0F0 Back automatica op-Back request. ): ransmit the Network	rans- e ter- tern. vork um- VL30 pop- 03) in Ily vork			





#### REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 129: LIU CHANNEL CONTROL REGISTER 2 (LIUCCR2)

HEX ADDRESS: 0x0F02

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT		DESCR		RATION	
3	TXON_n	R/W	0	<ul> <li>Transmitter ON:</li> <li>This bit permits the user to either turn on or turn off the Transmit Driver of XRT86VL30. If the user turns on the Transmit Driver, then XRT86VL30 will begin to transmit T1 data (on the line) via the TTIP and TRING output pins.</li> <li>Conversely, if the user turns off the Transmit Driver, then the TTIP and TRING output pins will be tri-stated.</li> <li>0 = Shuts off the Transmit Driver associated with the XRT86VL30 device and tri-states the TTIP and TRING output pins.</li> <li>1 = Turns on the Transmit Driver associated with the XRT86VL30 device.</li> <li>Note: If the user wishes to exercise software control over the state of the Transmit Driver of the XRT86VL30, then it is imperative that the user pull the TxON pin to a logic "HIGH level.</li> </ul>				then TTIP .30 .30 <i>state</i> <i>it is</i>
2-0	LOOP2_n	R/W	000	Loop-Back con These bits control ing to the table b LOOP2 0 1 1 1 1 1	ol the Loop-	Back Mode	s of the LIU section, acc Loop-Back Mode No Loop-Back Dual Loop-Back Analog Loop-Back Remote Loop-Back Digital Loop-Back	cord-

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 130: LIU CHANNEL CONTROL REGISTER 3 (LIUCCR3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION			
7-6	NLCDE[1:0]	R/W	00	These bits are use	ode Detection Enable [1:0]: ed to control the Loop-Code detection on th ording to the table below. This part must be detect		
				NLCDE[1:0]	NETWORK LOOP CODE DETECTION ENABLE		
				00	Disables Loop Code Detection		
				01	Enables Loop-Up Code Detection on the Receive Path.		
				10	Enables Loop-Down Code Detection on the Receive Path.		
				11	Enables Automatic Loop-Up Code Detection on the Receive Path and Remote Loop-Back Activation upon detecting Loop-Up Code.		
				Loop-Up code Par pattern). When the more than 5 secon 0x0F05) is set to ' register 0x0F04), Loop-Down Code The XRT86VL30 is Loop-Down code pattern). When the more than 5 secon 0x0F05) is set to ' register 0x0F04), Automatic Loop- Activation Enabl	is configured to monitor the receive data for ttern (i.e. a string of four '0's followed by one e presence of the "00001" pattern is detected nds, the status of the NLCD bit (bit 3 of regi "1" and if the NLCD interrupt is enabled (bit an interrupt will be generated. <b>e Detection Enable:</b> is configured to monitor the receive data for Pattern (i.e. a string of two '0's followed by of e presence of the "001" pattern is detected nds, the status of the NLCD bit (bit 3 of regi "1" and if the NLCD interrupt is enabled (bit an interrupt will be generated. <b>-Up Code Detection and Remote Loop Ba</b> <b>he:</b>	e '1' ed for ister 3 of r the one '1' for ister 3 of <b>ack</b>	
				ter 0x0F05) is resultor the receive date detected for longetter 0x0F05) is set remote loop-back grammed to moni NLCD bit stays secode. The Remote Loop XRT86VL30 recei	s enabled, the state of the NLCD bit (bit 3 o et to "0" and the XRT86VL30 is configured t ata for the Loop-Up code. If the "00001" patt er than 5 seconds, then the NLCD bit (bit 3 o "1", and Remote Loop-Back is activated. On is activated, the XRT86VL30 is automatical tor the receive data for the Loop-Down code et even after the chip stops receiving the Loo o-Back condition is removed only when the tives the Loop-Down code for more than 5 se c Loop-Code detection mode is terminated.	to mon- tern is of regis- nce the Illy pro- e. The op-Up econds	
5-2	Reserved	R/W	0	This Bit Is Not Use	ed		





#### REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 130: LIU CHANNEL CONTROL REGISTER 3 (LIUCCR3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	INSBER_n	R/W	0	Insert Bit Error:
				This bit is used to insert a single bit error on the transmitter of the T1 LIU Block.
				When the T1 LIU Block is configured to transmit and detect the QRSS pattern, (i.e., TxTEST[2:0] bits set to 'b100'), a "0" to "1" transition of this bit will insert a bit error in the transmitted QRSS pattern of the selected channel number n.
				The state of this bit is sampled on the rising edge of the respective TCLK_n.
				<b>Note:</b> To ensure the insertion of bit error, a "0" should be written in this bit location before writing a "1".
0	Reserved	R/W	0	This Bit Is Not Used

# XRT86VL30 SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 131: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

HEX	ADDRESS:	0x0F04
	ADDRESS.	

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	This Bit Is Not Used
6	DMOIE_n	R/W	0	Change of Transmit DMO (Drive Monitor Output) Condition Inter- rupt Enable:
				This bit permits the user to either enable or disable the "Change of Transmit DMO Condition" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur.
				<ol> <li>Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0x0F05) to "1".</li> </ol>
				<ol> <li>Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0x0F05) to "0".</li> </ol>
				<ul> <li>0 – Disables the "Change in the DMO Condition" Interrupt.</li> <li>1 – Enables the "Change in the DMO Condition" Interrupt.</li> </ul>
5	FLSIE_n	R/W	0	<b>FIFO Limit Status Interrupt Enable:</b> This bit permits the user to either enable or disable the "FIFO Limit Sta- tus" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt when the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits.
				0 = Disables the "FIFO Limit Status" Interrupt
				1 = Enables the "FIFO Limit Status" Interrupt
4	Reserved	-	-	This bit is not used.
3	NLCDIE_n	R/W	0	<b>Change in Network Loop-Code Detection Interrupt Enable:</b> This bit permits the user to either enable or disable the "Change in Net- work Loop-Code Detection" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur.
				<ol> <li>Whenever the Receive Section (within XRT86VL30) detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect).</li> </ol>
				<ol> <li>Whenever the Receive Section (within XRT86VL30) no longer detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect).</li> </ol>
				<ul> <li>0 – Disables the "Change in Network Loop-Code Detection" Interrupt.</li> <li>1 – Enables the "Change in Network Loop-Code Detection" Interrupt.</li> </ul>
2	Reserved	-	-	This bit is not used





SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 131: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

HEX ADDRESS: 0x0F04

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RLOSIE_n	R/W	0	Change of the Receive LOS (Loss of Signal) Defect Condition Inter- rupt Enable:
				This bit permits the user to either enable or disable the "Change of the Receive LOS Defect Condition" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur.
				<ol> <li>Whenever the Receive Section (within XRT86VL30) declares the LOS Defect Condition.</li> </ol>
				<ol> <li>Whenever the Receive Section (within XRT86VL30) clears the LOS Defect condition.</li> </ol>
				0 – Disables the "Change in the LOS Defect Condition" Interrupt.
				1 – Enables the "Change in the LOS Defect Condition" Interrupt.
0	QRPDIE_n	R/W	0	Change in QRSS Pattern Detection Interrupt Enable:
				This bit permits the user to either enable or disable the "Change in QRSS Pattern Detection" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur.
				<ol> <li>Whenever the Receive Section (within XRT86VL30) detects the QRSS Pattern.</li> </ol>
				<ol> <li>Whenever the Receive Section (within XRT86VL30) no longer detects the QRSS Pattern.</li> </ol>
				0 – Disables the "Change in QRSS Pattern Detection" Interrupt.
				1 – Enables the "Change in QRSS Pattern Detection" Interrupt.

**Note:** Register 0x0F04, 0x0F05 and 0x0F06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0x0101.

# XRT86VL30 SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 132: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	DMO_n	RO	0	<ul> <li>Driver Monitor Output (DMO) Status:</li> <li>This READ-ONLY bit indicates whether or not the Transmit Section is currently declaring the DMO Alarm condition.</li> <li>The Transmit Section will check the Transmit Output T1 Line signal for bipolar pulses via the TTIP and TRING output signals. If the Transmit Section were to detect no bipolar signal for 128 consecutive bit-periods, then it will declare the Transmit DMO Alarm condition. This particular alarm can be used to check for fault conditions on the Transmit Output Line Signal path.</li> <li>The Transmit Section will clear the Transmit DMO Alarm condition the instant that it detects some bipolar activity on the Transmit Output Line signal.</li> <li>0 = Indicates that the Transmit Section of XRT86VL30 is NOT currently declaring the Transmit DMO Alarm condition.</li> <li>1 = Indicates that the Transmit Section of XRT86VL30 is currently declaring the Transmit DMO Alarm condition.</li> <li>NOTE: If the DMO interrupt is enabled (DMOIE - bit D6 of register 0x0F04), any transition on this bit will generate an Interrupt.</li> </ul>
5	FLS_n	RO	0	<ul> <li>FIFO Limit Status:</li> <li>This READ-ONLY bit indicates whether or not the XRT86VL30 is currently declaring the FIFO Limit Status.</li> <li>This bit is set to a "1" to indicate that the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits.</li> <li>0 = Indicates that the XRT86VL30 is NOT currently declaring the FIFO Limit Status.</li> <li>1 = Indicates that the XRT86VL30 is currently declaring the FIFO Limit Status.</li> <li>Note: If the FIFO Limit Status Interrupt is enabled, (FLSIE bit - bit D5 of register 0x0F04), any transition on this bit will generate an Interrupt.</li> </ul>
4	Reserved	-	0	This Bit Is Not Used





REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 132: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	NLCD_n	RO	0	Network Loop-Code Detection Status Bit: This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes. Manual Loop-Up Code detection mode (.i.e If NLCDE1 = "0" and NLCDE0 = "1"), this bit gets set to "1" as soon as the Loop-Up Code ("00001") is detected in the receive data for longer than 5 seconds. This bit stays high as long as the Receive T1 LIU Block detects the presence of the Loop-Up code in the receive data and it is reset to "0" as soon as it stops receiving the Loop-Up Code. If the NLCD interrupt is enabled, the XRT86VL30 will initiate an interrupt on every transition of the NLCD status bit. Manual Loop-Down Code detection mode (i.e., If NLCDE1 = "1" and NLCDE0 = "0"), this bit gets set to "1" as soon as the Loop-Down Code ("001") is detected in the receive data for longer than 5 seconds. This bit stays high as long as the Receive T1 LIU Block detects the presence of the Loop-Down code in the receive data and it is reset to "0" as soon as it stops receiving the Loop-Down Code. If the NLCD interrupt is enabled, the XRT86VL30 will initiate an interrupt on every transition of the NLCD status bit. Automatic Loop-code detection mode (i.e., If NLCDE1 = "1" and NLCDE0 ="1"), the state of the NLCD sta- tus bit is reset to "0" and the XRT86VL30 is programmed to monitor the receive input data for the Loop-Up code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously, the Remote Loop-Back condition is automatically activated and the XRT86VL30 is programmed to monitor the receive data for the Network Loop Down code. The NLCD bit stays 'high' as long as the Remote Loop- Back condition is in effect even if the chip stops receiving the Loop- Up code. Remote Loop-Back is removed only if the XRT86VL30 detects the Loop-Down Code "001" pattern for longer than 5 sec- onds in the receive data. Upon detecting the Loop-Down Code "001" pattern, the XRT86VL30 will reset the NLCD status bit and an in
2	Reserved	-	0	This Bit Is Not Used
1	RLOS_n	RO	0	<ul> <li>Receive Loss of Signal Defect Condition Status:</li> <li>This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the LOS defect condition.</li> <li>0 = Indicates that the Receive Section is NOT currently declaring the LOS Defect Condition.</li> <li>1 = Indicates that the Receive Section is currently declaring the LOS Defect condition.</li> <li>1 = Indicates that the Receive Section is currently declaring the LOS Defect condition.</li> <li>Note: If the RLOSIE bit (bit D1 of Register 0x0F04) is enabled, any transition on this bit will generate an Interrupt.</li> </ul>

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



HEX ADDRESS: 0x0F05

REV. 1.0.1

Ξ

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
0	QRPD_n	RO	0	Quasi-random Pattern Detection Status:
				This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the QRSS Pattern LOCK status.
				0 = Indicates that the XRT86VL30 is NOT currently declaring the QRSS Pattern LOCK.
				1 = Indicates that the XRT86VL30 is currently declaring the QRSS Pattern LOCK.
				<b>Note:</b> If the QRPDIE bit (bit D0 of register 0x0F04) is enabled, any transition on this bit will generate an Interrupt.

**Note:** Register 0x0F04, 0x0F05 and 0x0F06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0x0101.



## TABLE 133: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	DMOIS_n	RUR/ WC	0	Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Status:
				<ul> <li>This RESET-upon-READ bit indicates whether or not the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register.</li> <li>0 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has NOT occurred since the last read of this register.</li> <li>1 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register.</li> </ul>
				This bit is set to a "1" every time when DMO_n status bit (bit 6 of Register 0x0F05) has changed since the last read of this register.
				<b>Note:</b> Users can determine the current state of the "Transmit DMO Condition" by reading out the content of bit 6 within Register 0x0F05
5	FLSIS_n	RUR/ WC	0	<ul> <li>FIFO Limit Interrupt Status:</li> <li>This RESET-upon-READ bit indicates whether or not the "FIFO Limit" Interrupt has occurred since the last read of this register.</li> <li>0 = Indicates that the "FIFO Limit Status" Interrupt has NOT occurred since the last read of this register.</li> <li>1 = Indicates that the "FIFO Limit Status" Interrupt has occurred since the last read of this register.</li> <li>1 = Indicates that the "FIFO Limit Status" Interrupt has occurred since the last read of this register.</li> <li>This bit is set to a "1" every time when FIFO Limit Status bit (bit 5 of Register 0x0F05) has changed since the last read of this register.</li> <li>Note: Users can determine the current state of the "FIFO Limit" by reading out the content of bit 5 within Register 0x0F05</li> </ul>
4	Reserved	-	-	This bit is not used
3	NLCDIS_n	RUR/ WC	0	<ul> <li>Change in Network Loop-Code Detection Interrupt Status:</li> <li>This RESET-upon-READ bit indicates whether or not the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register.</li> <li>0 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has NOT occurred since the last read of this register.</li> <li>1 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register.</li> <li>1 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register.</li> <li>This bit is set to a "1" every time when NLCD status bit (bit 3 of Register 0x0F05) has changed since the last read of this register.</li> <li>Note: Users can determine the current state of the "Network Loop-Code Detection" by reading out the content of bit 3 within Register 0x0F05</li> </ul>
2	Reserved	-	-	This bit is not used
2	Reserved	-	-	ister 0x0F05) has changed since the last read of this register. <b>Note:</b> Users can determine the current state of the "Network Loop- Code Detection" by reading out the content of bit 3 within Register 0x0F05

#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 133: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR)

HEX ADDRESS: 0x0F06

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RLOSIS_n	RUR/ WC	0	Change of Receive LOS (Loss of Signal) Defect Condition Inter- rupt Status:
				This RESET-upon-READ bit indicates whether or not the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register.
				0 = Indicates that the "Change of the Receive LOS Defect Condi- tion" Interrupt has NOT occurred since the last read of this register.
				1 - Indicates that the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register.
				<b>Note:</b> The user can determine the current state of the "Receive LOS Defect condition" by reading out the contents of Bit 1 (Receive LOS Defect Condition Status) within Register 0x0F05.
0	QRPDIS_n	RUR/		Change in Quasi-Random Pattern Detection Interrupt Status:
		WC		This RESET-upon-READ bit indicates whether or not the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register.
				0 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has NOT occurred since the last read of this register.
				1 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register.
				This bit is set to a "1" every time when QRPD status bit (bit 0 of Reg- ister 0x0F05) has changed since the last read of this register.
				<b>Note:</b> Users can determine the current state of the "QRSS Pattern Detection" by reading out the content of bit 0 within Register 0x0F05

NOTE: Register 0x0F04, 0x0F05 and 0x0F06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0x0101.

Ε

REV. 1.0.1



#### TABLE 134: LIU CHANNEL CONTROL CABLE LOSS REGISTER (LIUCCCCR)

Hex Address: 0x0F07

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	Reserved	RO	0	
5-0	CLOS[5:0]	RO	0	<ul> <li>Cable Loss [5:0]: These bits represent the six bit receive selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB.</li> <li>CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB).</li> <li>NOTE: In RxSYNC (Sect 13) mode, ExLOS must be configured (this will set the DLOS to 4,096 bits which does not meet G.775). However, the CLOS bits can be used to meet the DLOS requirements of G.775 with a simple software procedure. To meet G.775, simply choose a desired value of attenuation (For example: 12dB) to monitor in this register for RLOS within a time period of 175 Clock Cycles +/-75. The internal RLOS alarm should be masked unless ExLOS is being used. For more details, please contact the factory.</li> </ul>

#### TABLE 135: LIU CHANNEL CONTROL ARBITRARY REGISTER 1 (LIUCCAR1)

Hex Address: 0x0F08

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_Seg1	R/W	0	Arbitrary Transmit Pulse Shape, Segment 1:
				These seven bits form the first of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbi- trary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				<b>Note:</b> Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

TABLE 136: LIU CHANNEL CONTROL ARBITRARY REGISTER 2 (LIUCCAR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_Seg2	R/W	0	Arbitrary Transmit Pulse Shape, Segment 2
				These seven bits form the second of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbi- trary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				<b>Note:</b> Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 137: LIU CHANNEL CONTROL ARBITRARY REGISTER 3 (LIUCCAR3)

HEX ADDRESS: 0x0F0A

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_seg3	R/W	0	Arbitrary Transmit Pulse Shape, Segment 3
				These seven bits form the third of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbi- trary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				<b>Note:</b> Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

TABLE 138: LIU CHANNEL CONTROL ARBITRARY REGISTER 4 (LIUCCAR4)

HEX ADDRESS: 0x0F0B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_seg4	R/W	0	Arbitrary Transmit Pulse Shape, Segment 4
				These seven bits form the forth of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbi- trary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

TABLE 139: LIU CHANNEL CONTROL ARBITRARY REGISTER 5 (LIUCCAR5)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_seg5	R/W	0	Arbitrary Transmit Pulse Shape, Segment 5
				These seven bits form the fifth of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbi- trary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.





## TABLE 140: LIU CHANNEL CONTROL ARBITRARY REGISTER 6 (LIUCCAR6)

HEX ADDRESS: 0x0F0D

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_seg6	R/W	0	Arbitrary Transmit Pulse Shape, Segment 6
				These seven bits form the sixth of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbi- trary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

#### TABLE 141: LIU CHANNEL CONTROL ARBITRARY REGISTER 7 (LIUCCAR7)

HEX ADDRESS: 0x0F0E

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6	Arb_seg7	R/W	0	Arbitrary Transmit Pulse Shape, Segment 7
				These seven bits form the seventh of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbi- trary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.


TABLE 142: LIU CHANNEL CONTROL ARBITRARY REGISTER 8 (LIUCCAR8)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6	Arb_seg8	R/W	0	Arbitrary Transmit Pulse Shape, Segment 8 These seven bits form the eight of the eight segments of the trans- mit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbi- trary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

# **XRT86VL30** SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 143: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SR	R/W	0	Single Rail mode This bit must set to "1" for Single Rail mode to use LIU diagnotic fea- tures. The Framer section must be programmed as well in Register 0x0101. 0 - Dual Rail 1 - Single Rail
6	ATAOS	R/W	0	Automatic Transmit All Ones Upon RLOS: This bit enables automatic transmission of All Ones Pattern upon detecting the Receive Loss of Signal (RLOS) condition. Once this bit is enabled, the Transmit T1 Framer Block will automat- ically transmit an All "Ones" data to the line for the channel that detects an RLOS condition. 0 = Disables the "Automatic Transmit All Ones" feature upon detect- ing RLOS 1 = Enables the "Automatic Transmit All Ones" feature upon detect- ing RLOS
5	RCLKE	R/W	0	Receive Clock Data (Framer Bypass mode) 0 = RPOS/RNEG data is updated on the rising edge of RCLK 1 = RPOS/RNEG data is updated on the falling edge of RCLK
4	TCLKE	R/W	0	Transmit Clock Data (Framer Bypass mode) 0 = TPOS/TNEG data is sampled on the falling edge of TCLK 1 = TPOS/TNEG data is sampled on the rising edge of TCLK
3	DATAP	R/W	0	<b>Data Polarity</b> 0 = Transmit input and receive output data is active "High" 1 = Transmit input and receive output data is active "Low"
2	Reserved			This Bit Is Not Used







#### REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 143: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

HEX ADDRESS: 0x0FE0

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	GIE	R/W	0	Global Interrupt Enable:
				This bit allows users to enable or disable the global interrupt gener- ation for all channels within the E1 LIU Block. Once this global inter- rupt is disabled, no interrupt will be generated to the Microprocessor Interrupt Pin even when the individual "source" interrupt status bit pulses 'high'.
				If this global interrupt is enabled, users still need to enable the indi- vidual "source" interrupt in order for the E1 LIU Block to generate an interrupt to the Microprocessor pin.
				0 - Disables the global interrupt generation for all channels within the E1 LIU Block.
				1 - Enables the global interrupt generation for all channels within the E1 LIU Block.
0	SRESET	R/W	0	Software Reset μP Registers:
				This bit allows users to reset the XRT86VL30 device. Writing a "1" to this bit and keeping it at '1' for longer than 10µs initiates a device reset through the microprocessor interface. Once the XRT86VL30 is reset, all internal circuits are placed in the reset state except the microprocessor register bits.
				0 = Disables software reset to the XRT86VL30 device.
				1 = Enables software reset to the XRT86VL30 device.

# XRT86VL30 SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# TABLE 144: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTIO	N-OPERATION	
7	TxSYNC(Sect 13)	R/W	0	<b>G.703 Section 13 Transmit Pulse</b> When this bit is set to '1', the LIU transmitter will send a T1 syn- chrnonous waveform as described in Section 13 of ITU-T G.703, except with frequency equal to 1.544MHz. This register bit takes pri ority over every other LIU setting on the transmit path. 0 = T1 pulse specified in EQC bits 1 = Section 13 Synchronous Pulse at 1.544MHz			T G.703,
6	RxSYNC(Sect 13)	R/W	0	<ul> <li>G.703 Section 13 Receiver</li> <li>When this bit is set to '1', the CDR block of the receiver is configured to accept a waveform as described in Section 13 of ITU-T G.703 except with frequency equal to 1.544MHz.</li> <li>0 = Normal T1 (Equalizer Bit Settings - EQU[4:0])</li> <li>1 = Section 13 Synchronous Pulse at 1.544MHz</li> <li>Note: 1. For the RxSync(Sect 13) mode, bit 1 in this register (0xFE1) must be set to '1' to enable ExLOS. This only applies to the receiver.</li> <li>Note: 2. If RLOS is required to meet G.775 in this mode (and not ExLOS), then the CLOS[5:0] bits in Register 0x0F07 can be used. See Register 0x0F07 for more details.</li> </ul>			
5-4	Gauge [1:0]	R/W	00		h Guage0 bit	(bit 4 within this register shown in the table below <b>Wire Size</b> 22 and 24 Gauge 22 Gauge 24 Gauge 26 Gauge	
3	Reserved			This bit is not used			
2	RXMUTE	R/W	0	<ul> <li>This bit is not used</li> <li>Receive Output Mute: This bit permits the user to configure the Receive T1 Block to automatically pull its Recovered Data Output pins to GND anytime (and for the duration that) the Receive T1 LIU Block declares the LOS defect condition. In other words, if this feature is enabled, the Receive T1 LIU Block will automatically "mute" the Recovered data that is being routed to the Receive T1 Framer block anytime (and for the duration that) the Receive T1 LIU Block declares the LOS defect condition. 0 – Disables the "Muting upon LOS" feature. Note: The receive clock is not muted when this feature is enabled.</li></ul>			





#### REV. 1.0.1

## SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### TABLE 144: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

HEX ADDRESS: 0x0FE1

**XRT86VL30** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	EXLOS			Extended LOS Enable: This bit allows users to extend the number of zeros at the receive input before RLOS is declared. When Extended LOS is enabled, the Receive T1 LIU Block will declare RLOS condition when it receives 4096 number of consecu- tive zeros at the receive input. When Extended LOS is disabled, the Receive T1 LIU Block will declare RLOS condition when it receives 175 number of consecu- tive zeros at the receive input. 0 = Disables the Extended LOS Feature. 1 = Enables the Extended LOS Feature.
0	ĪĊŦ	R/W	0	<ul> <li>In-Circuit-Testing Enable:</li> <li>This bit allows users to tristate the output pins of all channels for incircuit testing purposes.</li> <li>When In-Circuit-Testing is enabled, all output pins of the XRT86VL30 are "Tri-stated". When In-Circuit-Testing is disabled, all output pins will resume to normal condition.</li> <li>0 = Disables the In-Circuit-Testing Feature.</li> <li>1 = Enables the In-Circuit-Testing Feature.</li> </ul>

#### TABLE 145: LIU GLOBAL CONTROL REGISTER 2 (LIUGCR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
7	Force to "0"	R/W	0	Set to "0"	
6-0	Reserved	R/W	0 These Bits Are Not Used		



## TABLE 146: LIU GLOBAL CONTROL REGISTER 3 (LIUGCR3)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION		
7-6	Reserved	R/W	0	These Bits are Not	Used.		
5-4	MCLKn[1:0]	R/W	00	These two bits allow users to select the programmable output clock rates for the MCLKnOUT pin, according to the table below.			
				MCLKNT1[1:0]	CLOCK RATE OF THE T1MCLKNOUT OUTPUT PIN		
				00	1.544MHz		
				01	3.088MHz		
				10	6.176MHz		
				11	12.352MHz		
3-0	Reserved	R/W	0	These Bits are Not	Used.		



REV. 1.0.1

# SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

## TABLE 147: LIU GLOBAL CONTROL REGISTER 4 (LIUGCR4)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7-4	Reserved	R/W	0		
3-0	CLKSEL[3:0]	R/W	0001		t <b>[3:0]</b> w users to select the programmable input clock IN input pin, according to the table below.
				CLKSEL[3:0]	CLOCK RATE OF THE MCLKIN INPUT PIN
				0000	2.048MHz
				0001	1.544MHz
				0010 - 0111	Reserved
				1000	4.096MHz
				1001	3.088MHz
				1010	8.192MHz
				1011	6.176MHz
				1100	16.384MHz
				1101	12.352MH
				1110	2.048MHz
				1111	1.544MHz
					provide any one of the above clock frequencies to N input pin for the device to be functional.



## TABLE 148: LIU GLOBAL CONTROL REGISTER 5 (LIUGCR5)


Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	Reserved	-	0	These bits are reserved
0	GCHIS0	RUR/ WC	0	<ul> <li>Global Channel 0 Interrupt Status Indicator</li> <li>This Reset-Upon-Read bit field indicates whether or not an interrupt has occurred on Channel 0 within the XRT86VL30 device since the last read of this register.</li> <li>0 = Indicates that No interrupt has occurred on Channel 0 within the XRT86VL30 device since the last read of this register.</li> <li>1 = Indicates that an interrupt has occurred on Channel 0 within the XRT86VL30 device since the last read of this register.</li> </ul>



# **ORDERING INFORMATION**

PRODUCT NUMBER	Package	OPERATING TEMPERATURE RANGE
XRT86VL30IV	128 PIn LQFP (14x20x1.4mm)	-40°C to +85°C
XRT86VL30IV80	80 Pin LQFP (12x12x1.4mm)	-40°C to +85°C


#### PACKAGE DIMENSIONS FOR 128 LQFP



#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

# Powering Connectivity REV. 1.0.1

#### PACKAGE DIMENSIONS FOR 80 LQFP





#### SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

#### **REVISION HISTORY**

<b>REVISION #</b>	DATE	DESCRIPTION
1.0.0	May 30, 2008	Initial release of the XRT86VL30 datasheet.
1.0.1	Dec 18, 2009	Clarified the RxSYNC (Sect 13) operation for the RLOS feature and added Register 0x0102 for the GPIO Control.

#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2009 EXAR Corporation

Datasheet December 2009.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

MaxLinear:

XRT86VL30IV-F XRT86VL30IV80-F XRT86VL30ES XRT86VL30ES80