RENESAS Low Skew, 1-to-5 Differential-to-2.5V/3.3V LVPECL Fanout Buffer

DATASHEET

853141-01

GENERAL DESCRIPTION


The 85314I-01 is a low skew, high performance 1-to-5 Differential-to-2.5V/3.3V LVPECL Fanout Buffer.The 85314I-01 has two selectable clock inputs. The CLK0, nCLK0 pair can accept most standarddifferential input levels. The single-ended CLK1 can accept LVCMOS or LVTTL input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/deassertion of the clockenable pin.

Guaranteed output and part-to-part skew characteristics make the 85314I-01 ideal for those applications demanding well defined performance and repeatability.

FEATURES

- 5 differential 2.5V/3.3V LVPECL outputs
- Selectable differential CLK0, nCLK0 or LVCMOS inputs
- CLK0, nCLK0 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- CLK1 can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 700MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 30ps (maximum), TSSOP package 50ps (maximum), SOIC package
- Part-to-part skew: 350ps (maximum)
- Propagation delay: 1.8ns (maximum)
- RMS phase jitter @ 155.52MHz (12kHz 20MHz): 0.05ps (typical)
- LVPECL mode operating voltage supply range: $V_{cc} = 2.375V$ to 3.8V, $V_{EE} = 0V$
- -40°C to 85°C ambient operating temperature
- Available in lead-free RoHS-compliant package

BLOCK DIAGRAM



PIN ASSIGNMENT

Q0L	1	20 Vcc
	1	
nQ0 🗖	2	19 nCLK_EN
Q1 🗖	3	18 🗖 Vcc
nQ1 🗖	4	17 🗖 nc
Q2 🗖	5	16 🗖 CLK1
nQ2 🗖	6	15 🗖 CLK0
Q3 🗖	7	14 🗖 nCLK0
nQ3 🗖	8	13 🗖 nc
Q4 🗖	9	12 CLK_SEL
nQ4 🗖	10	11 🗖 VEE

85314I-01 20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm Package Body G Package Top View

85314I-01 20-Lead SOIC 7.5mm x 12.8mm x 2.3mm Package Body M Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.
5, 6	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.
7, 8	Q3, nQ3	Output		Differential output pair. LVPECL interface levels.
9, 10	Q4, nQ4	Output		Differential output pair. LVPECL interface levels.
11	V _{EE}	Power		Negative supply pin.
12	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1 input. When LOW, selects CLK0, nCLK0 inputs. LVTTL / LVCMOS interface levels.
13, 17	nc	Unused		No connect.
14	nCLK0	Input	Pullup	Inverting differential clock input.
15	CLK0	Input	Pulldown	Non-inverting differential clock input.
16	CLK1	Input	Pulldown	Clock input. LVTTL / LVCMOS interface levels.
18, 20	V _{cc}	Power		Positive supply pins.
19	nCLK_EN	Input	Pulldown	Synchronizing clock enable. When LOW, clock outputs follow clock input. When HIGH, Q outputs are forced low, nQ outputs are forced high. LVT-TL / LVCMOS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

	Inputs		Outp	outs
nCLK_EN	CLK_SEL	Selected Source	Q0:Q4	nQ0:nQ4
0	0	CLK0, nCLK0	Enabled	Enabled
0	1	CLK1	Enabled	Enabled
1	0	CLK0, nCLK0	Disabled; LOW	Disabled; HIGH
1	1	CLK1	Disabled; LOW	Disabled; HIGH

TABLE 3A. CONTROL INPUT FUNCTION TABLE

After nCLK_EN switches, the clock outputs are disabled or enabled following a falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK0, nCLK0 and CLK1 inputs as described in Table 3B.




FIGURE 1.	nCLK_EN TIMING DIAGRAM	
-----------	--------------------------------------	--

TABLE 3B. CLOCK INPUT FUNCTION TABLE

In	puts	Out	puts	Input to Output Mode	Polarity
CLK0 or CLK1	nCLK0	Q0:Q4	nQ0:nQ4		Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}	4.6V
Inputs, V _I	-0.5V to V_{cc} + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, θ_{JA} 20 Lead TSSOP 20 Lead SOIC	73.2°C/W (0 lfpm) 46.2°C/W (0 lfpm)
Storage Temperature, $T_{\rm STG}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{cc} = 2.375V$ to 3.8V, $V_{ee} = 0V$, Ta = -40°C to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		2.375	3.3	3.8	V
I_{EE}	Power Supply Current				80	mA

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	nCLK_EN, CLK_SEL		2		V _{CC} + 0.3	V
V _{IH}	input nigh voltage	CLK1		2		V _{CC} + 0.3	V
V	Input Low Voltage	nCLK_EN, CLK_SEL		-0.3		0.8	V
V	Input Low Voltage	CLK1		-0.3		1.3	V
I _{IH}	Input High Current	CLK1, CLK_SEL, nCLK_EN	$V_{IN} = V_{CC} = 3.8V$			150	μA
I	Input Low Current	CLK1, CLK_SEL, nCLK_EN	$V_{\rm CC} = 3.8 V, V_{\rm IN} = 0 V$	-5			μA

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{cc} = 2.375V$ to 3.8V, $V_{ee} = 0V$, TA = -40°C to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
1	Input High Current	nCLK0	$V_{\rm CC} = V_{\rm IN} = 3.8V$			5	μA
чн		CLK0	$V_{\rm CC} = V_{\rm IN} = 3.8V$			150	μA
1	Input Low Current	nCLK0	V _{cc} = 3.8V, V _{IN} = 0V	-150			μA
IIL III		CLK0	V _{cc} = 3.8V, V _{IN} = 0V	-5			μA
V _{PP}	Peak-to-Peak Input	Voltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	ut Voltage;		0.5		V _{cc} - 0.85	V

NOTE 1: For single ended applications the maximum input voltage for CLK0, nCLK0 is V_{cc} + 0.3V.

NOTE 2: Common mode voltage is defined as V_{μ} .

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

TABLE 4D. LVPECL DC CHARACTERISTICS, $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$, TA = -40°C to 85° C

NOTE 1: Outputs terminated with 50 Ω to V_{cc} - 2V.

TABLE 5. AC CHARACTERISTICS, $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f		CLK0, nCLK0				700	MHz
t _{MAX}	Output Frequency	CLK1				300	MHz
tjit (Ø)	RMS Phase Jitter (Random); NOTE 5		Integration Range: (12kHz - 20MHz)		0.05		ps
tp _{LH}	Propagation Delay, Low to High; NOTE 1			1.0	1.4	1.8	ns
tsk(o)	Output Skew; NOTE 3, 6	TSSOP Package				30	ps
15K(0)		SOIC Package				50	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 6					350	ps
t _R / t _F	Output Rise/Fall Time		20% to 80%	200		700	ps
odo	Outrast Data Orașile	CLK0, nCLK0	$f \le 700 \text{MHz}$	45		55	%
odc	Output Duty Cycle	CLK1	$f \le 250 \text{MHz}$	45		55	%

All parameters measured at f_{MAX} unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Measured from $V_{cc}/2$ input crossing point to the differential output crossing point.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 5: Please refer to the Phase Noise Plot.

NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.



TYPICAL PHASE NOISE AT 155.52MHz


OFFSET FREQUENCY (Hz)



PARAMETER MEASUREMENT INFORMATION

REVISION G 12/19/14

© 2019 Renesas Electronics Corporation




APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{cc}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{cc} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CLK INPUT:

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

CLK/nCLK INPUT:

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 3A to 3E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver






FIGURE 3A. CLK/NCLK INPUT DRIVEN BY LVHSTL DRIVER











FIGURE 3C. CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER








FIGURE 3D. CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive




FIGURE 4A. LVPECL OUTPUT TERMINATION

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4B. LVPECL OUTPUT TERMINATION

RENESAS

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is very close to




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

ground level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

Power Considerations

This section provides information on power dissipation and junction temperature for the 85314I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 85314I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.8V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.8V * 80mA = 304mW
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 5 * 30.2mW = 151mW

Total Power MAX (3.465V, with all outputs switching) = 304mW + 151mW = 455mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: $85^{\circ}C + 0.455W * 66.6^{\circ}C/W = 115^{\circ}C$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6A. THERMAL RESISTANCE θ_{JA} FOR 20-PIN TSSOP, FORCED CONVECTION


θ _{JA} by Velocity (Linear Feet per Minute)			
Single-Layer PCB, JEDEC Standard Test Boards	0 114.5°C/W	200 98.0°C/W	500 88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W
NOTE: Most modern PCB designs use multi-layered	boards. The data in	the second row pe	ertains to most designs.

TABLE 6B. THERMAL RESISTANCE θ_{JA} for 20-pin SOIC, Forced Convection

θJA by Velocity (Linear Feet per Minute)				
	0	200	500	
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W	
Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered b	46.2°C/W boards. The data in	39.7°C/W the second row pe	36.8°C/W rtains to most designs.	

3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 6.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination

voltage of V_{cc} - 2V.

• For logic high, $V_{OUT} = V_{OH_{MAX}} = V_{CC_{MAX}} - 1.0V$

 $(V_{CC_MAX} - V_{OH_MAX}) = 1.0V$

• For logic low, $V_{OUT} = V_{OL_{MAX}} = V_{CC_{MAX}} - 1.7V$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - 1V)/50\Omega] * 1V = 20.0mW$

 $Pd_{L} = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.2mW

RELIABILITY INFORMATION

Table 7A. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table for 20 Lead TSSOP

$\boldsymbol{\theta}_{JA}$ by Velocity (I	Linear Feet per	Minute)	
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W
NOTE: Most modern PCB designs use multi-layered			

TABLE 7B. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table for 20 Lead SOIC

	0	000	500
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W

TRANSISTOR COUNT The transistor count for 85314I-01 is: 674



c → | ← Ν ΠΠ ΠF NDEX AREA UU 2 α A2 Al ٦ - C -6 SEATING MANE ава С

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP

TABLE 8	3A. P	ACKAGE	DIMENSIONS
---------	-------	--------	------------

Millimeters			
Minimum	Maximum		
2	0		
	1.20		
0.05	0.15		
0.80	1.05		
0.19	0.30		
0.09	0.20		
6.40	6.60		
6.40 BASIC			
4.30	4.50		
0.65 E	BASIC		
0.45	0.75		
0°	8°		
	0.10		
	Minimum 2 0.05 0.80 0.19 0.09 6.40 6.40 4.30 0.65 E 0.45		

Reference Document: JEDEC Publication 95, MO-153



PACKAGE OUTLINE - M SUFFIX FOR 20 LEAD SOIC




TABLE 8B. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STMBOL	Minimum	Maximum	
N	2	0	
A		2.65	
A1	0.10		
A2	2.05	2.55	
В	0.33	0.51	
С	0.18	0.32	
D	12.60	13.00	
E	7.40	7.60	
е	1.27 E	BASIC	
Н	10.00	10.65	
h	0.25	0.75	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-013, MO-119

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85314BGI-01LF	ICS5314BI01L	20 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
85314BGI-01LFT	ICS5314BI01L	20 lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C
85314BMI-01LF	ICS85314BMI-01LF	20 lead "Lead-Free" SOIC	tube	-40°C to 85°C
85314BMI-01LFT	ICS85314BMI-01LF	20 lead "Lead-Free" SOIC	1000 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
A		7 8 9 15	Updated Figure 2, Single Ended Signal Diagram. Added "Termination for 2.5V LVPECL Outputs" section. Added "Differential Input Interface" section. Corrected Order Number and Marking from Rev. A to Rev. B.	3/31/03		
В	T2 T5	1 2 5 6 8 9	Added Phase Noise Bullet to Features section. Changed C _{IN} from 4pF max. to 4pF typical. AC Characteristics Table - added RMS Phase Jitter. Added Phase Jitter Plot. Updated Termination for 3.3V LVPECL Output diagrams. Updated Termination for 2.5V LVPECL Output section.	8/11/04		
С	T5	1 4 5 7	Features section - added SOIC package output skew. Absolute Maximum Ratings - added SOIC Package Thermal Impedance. AC Characteristics table - added SOIC package for Output Skew. Parameter Measurement Information - added Part-to-Part Skew and RMS Phase Jitter Diagrams.	3/22/05		
D	T5	1 5	Features section - changed Part-to-Part Skew from 250ps max. to 350ps max. AC Characteristics table - changed Part-to-Part Skew from 250ps max. to 350ps max.	5/24/05		
E	T4D T9	5 9 18	LVPECL DC Characteristics Table - changed V_{OH} max from V_{CC} - 1.0V to V_{CC} - 0.9V. Application Information Section - added <i>Recommendations for Unused Input and Output Pins.</i> Added TSSOP Lead-Free part number.	9/23/05		
E	Т9	18	Ordering Information Table - Added Lead Free marking	8/1/07		
F	Т9	18 20	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/25/10		
G	Т9	18	Ordering Information - removed leaded devices. PDN CQ-13-02 Updated datasheet format.	12/19/14		



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/