

3.3V CMOS OCTAL TRANSPARENT LATCH

IDT74FCT3573/A

FEATURES:


- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- · Rail-to-Rail output swing for increased noise margin
- · Available in QSOP package

DESCRIPTION:

The FCT3573/A are octal transparent latches built using an advanced dual metal CMOS technology.


These octal latches have 3-state outputs and are intended for bus oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is high. When LE is low, the data that meets the set-up time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is low. When \overline{OE} is high, the bus output is in the high-impedance state.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +60	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. Input terminals.
- 4. Outputs and I/O terminals.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	4	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description		
Dx Data Inputs			
LE Latch Enable Input (Active HIGH)			
ŌĒ	Output Enable Input (Active LOW)		
Qx	3-State Outputs		

FUNCTION TABLE(1)

	Outputs		
Dx	LE	ŌĒ	Qx
Н	Н	L	Н
L	Н	L	L
Х	Х	Н	Z

NOTE:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

 $Following\ Conditions\ Apply\ Unless\ Otherwise\ Specified:$

Industrial: $T_A = -40$ °C to +85°C, $V_{CC} = 2.7V$ to 3.6V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ViH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
	Input HIGH Level (I/O pins)			2	_	Vcc+0.5	
VIL	Input LOW Level	Guaranteed Logic LOW Level		-0.5	_	0.8	V
	(Input and I/O pins)						
Іін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V		_	±1	μΑ
	Input HIGH Current (I/O pins)		VI = VCC		_	±1	
lıL	Input LOW Current (Input pins)	1	VI = GND	_	_	±1	
	Input LOW Current (I/O pins)	1	VI = GND		_	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μΑ
lozl	(3-State Output pins)		Vo = GND		_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
lodh	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO =	= 1.5V ⁽³⁾	-36	-60	-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO =	- 1.5V ⁽³⁾	50	90	200	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -0.1mA	Vcc-0.2	_	_	V
		VIN = VIH or VIL	Iон = -3mA	2.4	3	_	
		Vcc = 3V	Iон = -8mA	2.4 ⁽⁵⁾	3	_	
		VIN = VIH or VIL					
Vol	Output LOW Voltage	Vcc = Min.	IOL = 0.1mA	_		0.2	V
		VIN = VIH or VIL	IoL = 16mA	_	0.2	0.4	
			IoL = 24mA	_	0.3	0.55	
		Vcc = 3V	IoL = 24mA		0.3	0.5	
		VIN = VIH or VIL					
los	Short Circuit Current ⁽⁴⁾	Vcc = Max., Vo = GND ⁽³⁾		-60	-135	-240	mA
VH	Input Hysteresis	_		_	150		mV
ICCL	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc		_	0.1	10	μA
Іссн							-
Iccz							

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient and maximum loading.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. VoH = Vcc 0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Тур.(2)	Max.	Unit
Icc	Quiescent Power Supply Current	Vcc = Max.	VIN = VCC - 0.6V	_	2	30	μΑ
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open OE = GND	VIN = VCC VIN = GND	_	60	85	μΑ/ MHz
		One Input Toggling 50% Duty Cycle					
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fı = 10MHz	VIN = VCC VIN = GND	_	0.6	0.9	mA
		50% Duty Cycle OE = GND LE = Vcc One Bit Toggling	VIN = VCC - 0.6V VIN = GND	_	0.6	0.9	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	-	1.2	1.7 ⁽⁵⁾	
		50% Duty Cycle OE = GND LE = Vcc Eight Bits Toggling	VIN = VCC - 0.6V VIN = GND	_	1.2	1.8 ⁽⁵⁾	

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Per TTL driven input. All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δlcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - IC = ICC + Δ ICC DHNT + ICCD (fCPNCP/2 + fiNi)
 - Icc = Quiescent Current (Icc, IccH, and Iccz)
 - Δlcc = Power Supply Current for a TTL High Input
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for register devices (zero for non-register devices)
 - NCP = Number of clock inputs at fcP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)


			74FCT3573		74FCT3573 74FCT3573		
Symbol	Parameter	Condition ⁽²⁾	Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	8	1.5	5.2	ns
t PHL	Dx to Qx	$RL = 500\Omega$					
tPLH	Propagation Delay		2	13	2	8.5	ns
t PHL	LE to Qx						
tpzh	Output Enable Time		1.5	12	1.5	6.5	ns
tPZL							
tphz	Output Disable Time		1.5	7.5	1.5	5.5	ns
tPLZ							
tsu	Set-up Time HIGH or LOW, Dx to LE		2	_	2	_	ns
tH .	Hold Time HIGH or LOW, Dx to LE		1.5	_	1.5	_	ns
tw	LE Pulse Width HIGH		6	_	5	_	ns

^{1.} Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.


^{2.} See test circuit and waveforms.

^{3.} Minimum limits are guaranteed but not tested on Propagation Delays.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-Up, Hold, and Release Times




SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.




Pulse Width



Enable and Disable Times

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; Zo \leq 50 Ω ; tr \leq 2.5ns; tr \leq 2.5ns.
- 3. If Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

ORDERING INFORMATION



Datasheet Document History

10/03/09 Pg. 7 Updated the ordering information by removing the "IDT" notation and non RoHS part.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/