# **System & DDR Clocks for Freescale** B4/T4 Processor Systems

**840NT4**

**DATA SHEET**

## **General Description**

The 840NT4 is a PLL-based clock generator designed to interface with Freescale B4/T4 Processor systems. The clock generator offers low jitter, low-skew clock outputs, frequency margining (0.025 - 0.312MHz step granularity), and spread spectrum clocking that meets the ever-growing demands of Freescale's next generation processors.

### **Features**

- **•** Ten LVCMOS clock outputs: four system clocks, four DDR clocks, one RTC output, and one 25MHz reference clock
- **•** Selectable input reference: crystal oscillator interface or differential LVPECL input
- **•** Output Frequency Range: 25MHz 200MHz
- Serial Interface: I<sup>2</sup>C programmable
- **•** Frequency Margining in <0.312MHz steps
- **•** Spread spectrum for EMI reduction
- **•** VCO range: 2GHz 2.4GHz
- **•** Voltage supply modes:

Core ( $V_{DD}$ ,  $V_{DDXTAL}$ ,  $V_{DDA}$ ) all core voltages must be identical Output ( $V_{DDO-A}$ , $V_{DDO-B}$ ,  $V_{DDO-C}$ ,  $V_{DDO-REF0}$ ,  $V_{DDO-REF1}$ ) Core / Output 3.3V / 3.3V 3.3V / 2.5V 3.3V / 1.8V 2.5V / 2.5V 2.5V / 1.8V

- **•** Output voltage levels are independently selectable
- **•** -40°C to 85°C ambient operating temperature
- **•** Lead-free (RoHS 6) packaging

### **Pin Assignment**



### 25 0000 66.67 66.67 25 0001 66.67 100 25 0010 66.67 125 25 0011 66.67 133.33 25 0100 100 66.67 25 0101 100 100 25 0110 100 125 25 0111 100 133.33 25 1000 125 66.67 25 1001 125 100 25 1010 125 125 25 1011 125 133.33 25 1100 133.33 66.67 25 | 1101 | 133.33 | 100

25 1110 133.33 1 125 25 | 1111 | 133.33 | 133.33

**QA & QB (MHz)**

**DDRCLK QC (MHz)**

### **Output Frequency Reference Table**

**XTAL (MHz) FSEL[3:0] SYSCLK**

## **Block Diagram**



## **Pin Description and Pin Characteristic Tables**

### **Table 1. Pin Descriptions**



#### **Table 1. Pin Descriptions**



NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics,* for typical values.

#### **Table 2. Pin Characteristics**



NOTE: V<sub>DDO\_X</sub> denotes, V<sub>DDO\_A,</sub> V<sub>DDO\_B,</sub> V<sub>DDO\_C,</sub> V<sub>DDO\_REF0</sub>, V<sub>DDO\_REF1.</sub>

## **Function Tables**

**Table 3A. System & DDR Clock Output Frequency Select Table,** FM\_EN = "0"



#### **Table 3B. RTC Output Frequency Select Table**



#### **Table 3C. SSC Control Settings**



NOTE: \*SSC\_EN = 1. Disables M divider programming when frequency margining is also enabled. N divider programming is still available.

## **Principles of Operation**

Output frequencies are synthesized from an external 25MHz LVPECL or crystal  $(f_{\text{XTAL}})$  input. The device contains a 11-bit PLL feedback divider (M) with a prescaler (P) and an 7-bit output divider (*). The output frequency*  $f<sub>OUT</sub>$  *is calculated using the following* equation:

$$
f_{OUT} = f_{XTAL} \cdot \frac{M}{P \cdot N}
$$

or

$$
f_{\text{OUT}} = \text{PCLK} \cdot \frac{M}{P \cdot N}
$$

The *M* and *N* PLL-dividers have corresponding 1<sup>2</sup>C registers. These registers can be directly programmed to allow for frequency margining. (See Tables 4E, 4F, 4G, & 4H).

## **Register Settings**

### **Table 4A. I2C Device Slave Address**



### **Table 4B. Block Write Operation**



#### **Table 4C. Block Read Operation**



Each I<sup>2</sup>C configuration register has a default setting determined by the FSEL[3:0] strap pins. The default setting is automatically loaded into the registers (defined in Table 4D) at power up and with the release of MR.

#### **Frequency Margining**

The M and N registers are normally configured at power up by the state of the FSEL[3:0] pins. These registers can be overwritten by setting the FM\_EN bit to a 1 and then directly writing desired values to the M and N registers. Frequency margining is only allowed with SSC disabled. Enabling SSC will block direct user programming of the M and N registers. See Tables 4F, 4G and 4H for M and N divider coding.

### **Table 4D. I2C Register Map**



NOTE: The QREF[0:1], QCx disable bits can be programmed at any time to override and disable the OE\_REF and OE\_QC per individual outputs. This can be done whether SSC\_OFF frequency margining is enabled or disabled. If the OE\_REF or OE\_QC are set to disable their respective outputs, the I<sup>2</sup>C bits cannot enable their respective outputs.

### **Table 4E. I2C Register Function Descriptions**



#### **Table 4F. PLL Feedback (M) Divider Coding for frequency margin mode,** FM\_EN = "1"





#### **Table 4G. PLL Feedback (M) and Output (N) Divider Coding for frequency margin mode,** FM\_EN = "1"

NOTE:  $x = 1$  or 2.

NOTE: Nx Divider can only be even numbers 10 through 126.

NOTE: M and Nx dividers can be programmed to achieve granularity of 0.312MHz or finer.

### **Register Bit Nx Divider Output Frequency Range**  $Nx[6:0]$   $Nx$  Divider  $\vert$   $f_{OUT,MIN}$  (MHz)  $f_{OUT, MAX}$  (MHz) 0001100 | 12 | 166.67 200.00 0001110 14 142.86 171.43 0010000 16 125.00 150.00 0010010 18 111.11 133.33 0010100 | 20 | 100.00 120.00 0011000 24 83.33 100.00 0011100 28 71.43 85.71 0100000 32 62.50 75.00 0100110 38 52.63 63.16 0101100 | 44 | 45.45 | 54.55 0110100 52 38.46 46.15 0111110 62 32.26 38.71 1001000 72 27.78 33.33

1010000 80 25.00 30.00

#### Table 4H. PLL Output Divider (N) Coding for frequency margin mode,  $FM\_EN = "1"$

NOTE:  $x = 1$  or 2.

NOTE: Nx Divider can only be even numbers 10 through 126.

NOTE: M and Nx dividers can be programmed to achieve granularity of 0.312MHz or finer.

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



NOTE: V<sub>DDO\_X</sub> denotes, V<sub>DDO\_A</sub>, V<sub>DDO\_B</sub>, V<sub>DDO\_C</sub>, V<sub>DDO\_REF0</sub>, V<sub>DDO\_REF1.</sub>

### **DC Electrical Characteristics**

**Table 5A. Power Supply DC Characteristics,**  $V_{DD} = V_{DDXTAL} = 3.3V \pm 5\%$ ,  $V_{DDO X} = 3.3V \pm 5\%$ ,  $T_A = -40\degree$ C to 85 $\degree$ C



NOTE: V<sub>DDO\_X</sub> denotes, V<sub>DDO\_A</sub>, V<sub>DDO\_B</sub>, V<sub>DDO\_C</sub>, V<sub>DDO\_REF0</sub>, V<sub>DDO\_REF1.</sub> NOTE:  $I_{DDO\_X}$  denotes,  $I_{DDO\_A} + I_{DDO\_B} + I_{DDO\_C} + I_{DDO\_REF0} + I_{DDO\_REF1}$ .





NOTE: V<sub>DDO\_X</sub> denotes, V<sub>DDO\_A</sub>, V<sub>DDO\_B</sub>, V<sub>DDO\_C</sub>, V<sub>DDO\_REF0</sub>,V<sub>DDO\_REF1.</sub> NOTE: I<sub>DDO\_X</sub> denotes, I<sub>DDO\_A</sub> + I<sub>DDO\_B</sub> + I<sub>DDO\_C</sub> + I<sub>DDO\_REF0</sub> + I<sub>DDO\_REF1.</sub>



### **Table 5C. Power Supply DC Characteristics,**  $V_{DD} = V_{DDXTAL} = 3.3V \pm 5\%$ ,  $V_{DDO-X} = 1.8V \pm 5\%$ ,  $T_A = -40\degree$ C to 85 $\degree$ C

NOTE: V<sub>DDO\_X</sub> denotes, V<sub>DDO\_A</sub>, V<sub>DDO\_B</sub>, V<sub>DDO\_C</sub>, V<sub>DDO\_REF0</sub>, V<sub>DDO\_REF1.</sub> NOTE:  $I_{DDO\_X}$  denotes,  $I_{DDO\_A}$  +  $I_{DDO\_B}$  +  $I_{DDO\_C}$  +  $I_{DDO\_REF1}$ 

### **Table 5D. Power Supply DC Characteristics,**  $V_{DD} = V_{DDXTAL} = V_{DDO_X} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}$ C to 85°C



NOTE: V<sub>DDOx</sub> denotes, V<sub>DDO\_A</sub>, V<sub>DDO\_B</sub>, V<sub>DDO\_C</sub>, V<sub>DDO\_REF0</sub>, V<sub>DDO\_REF1.</sub> NOTE:  $I_{DDOx}$  denotes,  $I_{DDO_A}$  +  $I_{DDO_B}$  +  $I_{DDO_C}$  +  $I_{DDO_REF0}$  +  $I_{DDO_REF1...}$ 

#### **Table 5E. Power Supply DC Characteristics,**  $V_{DD} = V_{DDXTAL} = 2.5V \pm 5\%$ ,  $V_{DDO X} = 1.8V \pm 5\%$ ,  $T_A = -40\degree$ C to 85 $\degree$ C



NOTE: V<sub>DDO\_X</sub> denotes, V<sub>DDO\_A</sub>, V<sub>DDO\_B</sub>, V<sub>DDO\_C</sub>, V<sub>DDO\_REF0</sub>, V<sub>DDO\_REF1.</sub>

NOTE:  $I_{DDO-X}$  denotes,  $I_{DDO-A} + I_{DDO-B} + I_{DDO-C} + I_{DDO-REF0} + I_{DDO-REF1}$ .





NOTE: V<sub>DDO\_X</sub> denotes, V<sub>DDO\_A</sub>, V<sub>DDO\_B</sub>, V<sub>DDO\_C</sub>, V<sub>DDO\_REF0</sub>, V<sub>DDO\_REF1</sub>.

### **Table 5G. LVPECL DC Characteristics,**  $V_{DD} = V_{DDXTAL} = 3.3V \pm 5\%$  **or 2.5V**  $\pm 5\%$ **,**  $T_A = -40\degree$ **C to 85** $\degree$ **C**



NOTE 1: Common mode voltage is defined as V<sub>IH</sub>.

NOTE 2:  $\mathsf{V}_{\mathsf{IL}}$  should not be less than -0.3V and  $\mathsf{V}_{\mathsf{IH}}$  should not be greater than  $\mathsf{V}_{\mathsf{DD}}$ 

### **Table 6. Input Frequency Characteristics,**  $V_{DD} = V_{DDXTAL} = 3.3V \pm 5\%$  **or 2.5V**  $\pm 5\%$ **,**  $T_A = -40^{\circ}$ **C to 85°C**



### **Table 7. Crystal Characteristics**



## **AC Electrical Characteristics**

**Table 8A. AC Characteristics (QA, QBx, QCx),**  $V_{DD} = V_{DDXTAL} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{DDO_A}$ ,  $V_{DDO_B}$ ,  $V_{DDO-C} = 3.3V \pm 5\%$  or 2.5V  $\pm$  5% or 1.8V  $\pm$  5%,  $T_{A} = -40^{\circ}C$  to 85°C



NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE:  $V_{DDO} \leq V_{DD}$ 

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 3: Jitter performance using XTAL inputs.

NOTE 4: Characterized for frequencies in Table 3A.

**Table 8B. AC Characteristics (QREF[0:1]),**  $V_{DD} = V_{DDXTAL} = 3.3V \pm 5%$  or 2.5V  $\pm 5%$ ,  $V_{DDO\_REF0}$ ,  $V_{DDO\_REF1} = 3.3V \pm 5%$  or 2.5V ± 5% or 1.8V ± 5%,  $T_A = -40^{\circ}$ C to 85 $\overline{O}$ C



NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE:  $V_{DDO} \leq V_{DD}$ .

NOTE 1**:** Crystal oscillator selected as frequency source.

NOTE 2: Refer to phase noise plot. Only applies to QREF1.

NOTE 3: Input duty cycle must be 50%.



## **Typical Phase Noise at 25MHz (QREF1 output at 3.3V)**



## **Typical Single-side Band Phase Noise (QB output at 3.3V)**

## **Parameter Measurement Information**



**3.3V Core/3.3V LVCMOS Output Load Test Circuit**



**3.3V Core/2.5V LVCMOS Output Load Test Circuit**



**2.5V Core/1.8V LVCMOS Output Load Test Circuit**



**2.5V Core/2.5V LVCMOS Output Load Test Circuit**



**3.3V Core/1.8V LVCMOS Output Load Test Circuit**



**Differential Input Level**

## **Parameter Measurement Information, continued**







**PLL Lock Time**





**Bank Skew**



**Output Duty Cycle/Pulse Width/Period**

**Slew Rate**

## **Applications Information**

## **Recommendations for Unused Input and Output Pins**

### **Inputs:**

#### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A 1 $k\Omega$  resistor can be used.

#### **PCLK/nPCLK Inputs**

For applications not requiring the use of the differential input, both PCLK and nPCLK can be left floating. Though not required, but for additional protection, a 1k $\Omega$  resistor can be tied from PCLK to ground.

#### **Crystal Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

### **Outputs:**

#### **LVCMOS Outputs**

All unused LVCMOS outputs can be left floating. There should be no trace attached.

### **Overdriving the XTAL Interface**

The XTAL\_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 1A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and changing R2 to 50 $\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure 1B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.



**Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface**



**Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface**

### **LVPECL Clock Input Interface**

The PCLK /nPCLK accepts LVPECL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMB}$  input requirements. *Figures 2A to 2B* show interface examples for the PCLK/nPCLK input driven by the most common driver types. The



**Figure 2A. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple**

### **2.5V LVPECL Clock Input Interface**

The PCLK /nPCLK accepts LVPECL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMB}$  input requirements. *Figures 3A to 3B* show interface examples for the PCLK/nPCLK input driven by the most common driver types. The



**Figure 3A. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple**

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



**Figure 2B. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver**

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



**Figure 3B. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver**

### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.



**Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)**

### **Schematic Layout**

*Figure 5* shows an example 840NT4 application schematic. This schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set.

In this schematic, the device is operated at  $V_{DD} = V_{DDA} = 2.5V$  and  $V_{DDO-A}$ ,  $V_{DDO-B}$ ,  $V_{DDO-C}$  and  $V_{DDO-REFX} = 1.8V$ .

A 12pF parallel resonant 25MHz crystal is used with the recommended load capacitors  $C1 = C2 = 3.3pF$  for frequency accuracy. Depending on the parasitic capacity on the crystal terminals of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will require adjusting C1 and C2. For this device, the crystal load capacitors are required for proper operation.

Crystal layout is very important to minimize capacitive coupling between the crystal pads and leads and other metal in the circuit board. Capacitive coupling to other conductors has two adverse effects; it reduces the oscillator frequency leaving less tuning margin and noise coupling from power planes and logic transitions on signal traces can pull the phase of the crystal resonance, inducing jitter. Routing I<sup>2</sup>C under the crystal is a very common layout error, based on the assumption that it is a low frequency signal and will not affect the crystal oscillation. In fact,  $I^2C$  transition times are short enough to capacitively couple into the crystal if they are routed close enough to the crystal traces.

In layout, all capacitive coupling to the crystal from any signal trace is to be minimized, that is to the XTAL\_IN and XTAL\_OUT pins, traces to the crystal pads, the crystal pads and the tuning capacitors. Using a crystal on the top layer as an example, void all signal and power layers under the crystal connections between the top layer and the ground plane used by the 840NT4. Then calculate the parasitic capacity to the ground and determine if it is large enough to preclude tuning the oscillator. If the coupling is excessive, particularly if the first layer under the crystal is a ground plane, a layout option is to void the ground plane and all deeper layers until the next ground plane is reached. The ground connection of the tuning capacitors should first be made between the capacitors on the top layer, then a single ground via is dropped to connect the tuning cap ground to the ground plane as close to the 840NT4 as possible as shown in the schematic.

This device package has an ePAD that is connected to ground internally. The ePAD is to be connected to  $V_{EF}/GND$  through vias in order to improve heat dissipation.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 840NT4 provides separate power supply pins to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uF capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

For additional layout recommendations and guidelines, contact clocks@idt.com.

# **OIDT**



**Figure 5. 840NT4 Schematic Layout**

### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 840NT4. Equations and example calculations are also provided.

#### **1. Power Dissipation.**

The total power dissipation for the 840NT4 is the sum of the core power plus the analog power plus the power dissipation due to loading. The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

Power (Static) $_{MAX}$  =  $[V_{DD\_MAX} * (I_{DD\_MAX} + I_{DD\_XTAL} + I_{DDA} + I_{DDO_X})]$ 

 $=$  [3.465V  $*$  (149mA + 44mA + 32mA + 3mA)]

= **790.02mW**

#### **Dynamic Power Dissipation (max)**

• Power (FOUT\_MAX) = [CPD \* (8 \* FMAX\_Qa,b,c + FMAX\_QREF1 + FMAX\_QREF0) \* (VDDO) 2] = [15pF \* (8 \* 200MHz + 25MHz + 3.125MHz) \* (3.465V)2] = **293.2mW**

#### **Total Power**

= (Static Power + Dynamic Power Dissipation)

- = (790.02mW + 293.2mW)
- **= 1083.22mW**

#### **2. Junction Temperature.**

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

 $Tj$  = Junction Temperature

 $\theta_{\text{IA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 29°C/W per Table 9 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}$ C + 1.083W  $*$  29 $^{\circ}$ C/W = 116.4 $^{\circ}$ C. This is below the limit of 125 $^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).





## **Reliability Information**

### Table 10.  $\theta_{JA}$  vs. Air Flow Table for a 48 Lead VFQFN



### **Transistor Count**

840NT4 transistor count 27,463



## **48 Lead VFQFN Package Outline and Package Dimensions**

## **Ordering Information**

### **Table 11. Ordering Information**



NOTE: Parts that are ordered with an "G" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



#### **Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, CA 95138 USA

**Sales** 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

**Tech Support** email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether<br>express or i document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably<br>expected

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[IDT \(Integrated Device Technology\)](http://www.mouser.com/idt): [840NT4NLGI](http://www.mouser.com/access/?pn=840NT4NLGI) [840NT4-01NLGI8](http://www.mouser.com/access/?pn=840NT4-01NLGI8)