

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



November 2014

FPF3040 IntelliMAX[™] 18 V-Rated Dual Input Single Output Power-Source-Selector Switch

Features

- Dual-Input, Single-Output Load Switch
- Input Supply Operating Range:
 - 4~10.5 V at V_{IN}
 - 4~6.5 V at V_{BUS}
- Typical R_{ON}:
 - 95 m Ω at V_{IN}=5 V
 - 70 mΩ at V_{BUS}=5 V
- Bi-Directional Switch for V_{IN} and V_{BUS}
- Slew Rate Controlled:
 - 50 μ s at V_{IN} for $< 4.7 \mu$ F C_{OUT}
 - 90 μs at V_{BUS} for < 4.7 μF C_{OUT}
- Maximum I_{SW}: 2 A Per Channel
- Break-Before-Make Transition
- Under-Voltage Lockout (UVLO)
- Over-Voltage Lockout (OVLO)
- Thermal Shutdown
- Logic CMOS IO Meets JESD76 Standard for GPIO Interface and Related Power Supply Requirements
- ESD Protected:
 - Human Body Model: >3 kV
 - Charged Device Model: >1.5 kV
 - IEC 61000-4-2 Air Discharge: >15 kV
 - IEC61000-4-2 Contact Discharge: >8 kV

Description

The FPF3040 is a 18 V-rated Dual-Input Single-Output (DISO) load switch consisting of two channels of slew-rate-controlled, low-on-resistance, N-channel MOSFET switches with protection features. The slew-rate-controlled turn-on characteristic prevents inrush current and the resulting excessive voltage droop on the input power rails. The input voltage range operates from 4 V to 6.5 V at V_{BUS} and from 4 V to 10.5 V at V_{IN} to align with the needs of low-voltage portable device power rails.

 V_{IN} and V_{BUS} have the over-voltage protection functionality of typical 12 V and 7.5 V, respectively, to avoid unwanted damage to system.

 V_{IN} and V_{BUS} bi-directional switching allows reverse current from V_{OUT} to V_{IN} or V_{BUS} for On-The-Go, (OTG) Mode. The switching is controlled by logic input EN and V_{IN_SEL} is capable of interfacing directly with low-voltage control signal General-Purpose Input / Output (GPIO).

FPF3040 is available in 1.8 mm x 2.0 mm Wafer-Level Chip-Scale Package (WLCSP), 16-bump, 0.4 mm pitch.

Applications

- Input Power Selection Block Supporting USB and Wireless Charging
- Smartphone / Tablet PC

Ordering Information

Part Number	Top Mark	Channel	Typical R _{ON} per Channel at 5V _{IN}	Rise Time (t _R)	Package
FPF3040UCX	QY	DISO	95 m Ω for V_{IN}	$50~\mu s$ for V_{IN}	1.8 mm x 2.0 mm Wafer-Level Chip-Scale
FFF30400CX	QT	DISO	70 m Ω for V_{BUS}	90 µs for V _{BUS}	Package (WLCSP), 16-Bump, 0.4 mm Pitch

Application Diagram




Figure 1. Typical Application




Figure 2. Example Circuit for OTG Operation with Low-Voltage GPIO

Block Diagram




Figure 3. Functional Block Diagram

Pin Configuration




Figure 4. Pin Assignment (Top View)




Figure 5. Pin Assignment (Bottom View)

Pin Description

Pin#	Name	Input / Output	Description
A1, B1, C1	V _{BUS}	Input / Output	V _{BUS} at USB: Power input / output.
,,	- 200		bi-directional switch when V _{IN_SEL} = LOW.
A4, B4, C4	VIN	Input / Output	V _{IN} Supply Input: Power input / output.
7(1, 51, 61	• IIV	mpat/ Gatpat	bi-directional switch when V _{IN_SEL} = HIGH.
A2, A3, B3, C3	V_{OUT}	Input / Output	Switch Output: Power input / output.
			Enable: Active HIGH.
C2	EN	Input	EN voltage \geq 2.5 V can power internal circuit when V_{IN} and V_{BUS} are absent.
			1 MΩ pull-down resistor is included.
D4	V _{IN_SEL}	Input / Output	Supply Selector & Status: Input power source selection input and status output. This signal is ignored during EN=LOW. Selector input during EN=HIGH: HIGH = switch V_{IN} to V_{OUT}/LOW = switch V_{BUS} to V_{OUT} . Status output during EN=LOW: HIGH = V_{IN} is used for V_{OUT}/LOW = V_{BUS} is used for V_{OUT} .
			Default Supply Selector during EN=LOW: Input.
			Floating = VBUS connects to V _{OUT} .
D3	DF_IN	Input	LOW means V _{IN} connects to V _{OUT} .
			This signal is ignored during EN=HIGH. 1 µA pull-up current source is included.
			Other Supply Input Status: Open-drain output.
B2	Other_ V_{IN_AVA}	Output	$HI-Z = both V_{IN}$ and V_{BUS} are valid.
			LOW = the other power source is not valid.
D1, D2	GND		Ground

Table 1. Truth Table

EN	V _{IN} >UVLO	V _{BUS} >UVLO	$V_{\text{IN_SEL}}$	DF_IN	Other_V _{IN_AVA}	V _{OUT}	Comment
HIGH	X	Х	LOW	Х	$\begin{array}{c} \text{HI-Z if V}_{\text{IN}} \& \text{V}_{\text{BUS}} > \text{UVLO} \\ \text{LOW if V}_{\text{IN}} \text{ or V}_{\text{BUS}} \\ < \text{UVLO} \end{array}$	V_{BUS}	V _{OUT} is selected by
HIGH	X	X	HIGH	X	$\begin{array}{c} \text{HI-Z if V}_{\text{IN}} \& \text{V}_{\text{BUS}} > \text{UVLO} \\ \text{LOW if V}_{\text{IN}} \text{ or V}_{\text{BUS}} \\ < \text{UVLO} \end{array}$	V_{IN}	Bi-directional channel
LOW	YES	NO	HIGH	Х	LOW	V _{IN}	Automatic selection to
LOW	NO	YES	LOW	X	LOW	V_{BUS}	valid input V _{IN_SEL} is output.
LOW	YES	YES	LOW	Floating	HIGH	V_{BUS}	V _{OUT} is selected by
LOW	YES	YES	HIGH	LOW	HIGH	V_{IN}	DF_IN V _{IN_SEL} is output.
LOW	NO	NO	Χ	X	LOW	Floating	OFF

Notes:

- 1. Internal pull-down at EN.
- 1 μA pull-up current source at DF_IN.

Absolute Maximum Ratings

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameters				Max.	Unit	
	V V to CND	Continuous		-1.4	40	V	
\/	V _{IN} , V _{BUS} to GND	Pulsed, 100 ms I	Pulsed, 100 ms Maximum Non-Repetitive		18		
V_{PIN}	V _{OUT} to GND ⁽³⁾			-0.3	16.0	V	
	EN, DF_IN, V _{IN_SEL} , Othe	r_V _{IN_AVA} to GND		-0.3	6.0		
I _{SW}	Maximum Continuous Sv		2	Α			
t _{PD}	Total Power Dissipation at T _A =25°C				2.25	W	
TJ	Operating Junction Temperature				+150	°C	
T _{STG}	Storage Junction Temperature				+150	°C	
Θ_{JA}	Thermal Resistance, Junction-to-Ambient (1in. Square Pad of 2 oz. Copper)				55 ⁽⁴⁾	°C/W	
		Human Body Mo	del, JESD22-A114	3			
ESD	Electrostatic Discharge Capability	Charged Device Model, JESD22-C101		1.5		kV	
ESD		IEC61000-4-2	Air Discharge (V _{IN} , V _{BUS} to GND)	15		ΚV	
		System Level ⁽⁵⁾	Contact Discharge (V _{IN,} V _{BUS} to GND)	8			

Notes:

- If external voltage of more than 10.5 V is applied to V_{OUT}, the slew rate should be less than 1 V/ms from 10.5 V.
- 4. Measured using 2S2P JEDEC standard PCB.
- 5. System level ESD can be guaranteed by design.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameters	Min.	Max.	Unit
V	V _{IN}	4.0	10.5	\/
V_{PIN}	V _{BUS}	4.0	6.5	V
T _A	Ambient Operating Temperature	-40	+85	°C

Electrical Characteristics

 V_{IN} =4 to 10.5 V, V_{BUS} =4 to 6.5 V, T_{A} =-40 to 85°C unless otherwise noted. Typical values are at V_{IN} = V_{BUS} =5 V, EN=HIGH and T_{A} =25°C unless otherwise noted.

Symbol	Parameters	Condition	Min.	Тур.	Max.	Unit	
Basic Op	eration			I.			
V_{IN}	lonut Valtage		4.0		10.5	V	
V _{BUS}	Input Voltage		4.0		6.5	V	
	Ouissant Comment	I _{OUT} =0 mA, EN=HIGH, V _{IN} or V _{BUS} =5 V		55	120	μΑ	
lQ	Quiescent Current	I_{OUT} =0 mA, EN=5 V, V_{IN} and V_{BUS} =GND		33	70	μΑ	
		V _{IN} =8 V, I _{OUT} =200 mA, T _A =25°C		95			
	On Resistance for V _{IN}	V _{IN} =5 V, I _{OUT} =200 mA, T _A =25°C		95	150	mΩ	
Б	CHITCOSTATICE TOT VIIV	V _{IN} =5 V, I _{OUT} =200 mA, T _A =25°C to 85°C ⁽⁶⁾			200	11132	
R _{ON}		V _{BUS} =6 V, I _{OUT} =200 mA, T _A =25°C		70			
	On Resistance for V _{BUS}	V _{BUS} =5 V, I _{OUT} =200 mA, T _A =25°C		70	100	mΩ	
	Off Resistance for V _{BOS}	V _{BUS} =5 V, I _{OUT} =200 mA, T _A =25°C to 85°C ⁽⁶⁾			140	11177	
V _{IH}	Input Logic High Voltage	V _{IN} =4 V~10.5 V, V _{BUS} =4 V ~ 6.5 V	1.15			V	
V _{IL}	Input Logic Low Voltage	V _{IN} =4 V~10.5 V, V _{BUS} =4 V ~ 6.5 V			0.52	V	
V _{EN(OTG)}	EN Voltage in OTG Mode ⁽⁶⁾	V _{IN} & V _{BUS} =Float or V _{IN} & V _{BUS} <v<sub>UVLO</v<sub>	2.5			V	
R _{EN_PD}	Pull-Down Resistance at EN		707	1000	1360	kΩ	
Protectio	n						
\/	Under-Voltage Lockout Threshold	V _{IN} or V _{BUS} Rising	3.05	3.50	4.00	V	
V_{UVLO}		V _{IN} or V _{BUS} Falling	2.55	3.00	3.55	V	
V _{UVHYS}	Under-Voltage Lockout Hysteresis			0.5		V	
V		V _{IN} Rising Threshold	10.85	12.00	13.45	V	
\/	Over Veltage Leekeyt Threehold	V _{IN} Falling Threshold	- //	11.5		V	
V_{OVLO}	Over-Voltage Lockout Threshold	V _{BUS} Rising Threshold	6.52	7.50	8.32	V	
		V _{BUS} Falling Threshold	1	7		V	
V	Over-Voltage Lockout	V _{IN}		0.5		V	
V _{OVHYS}	Hysteresis	V _{BUS}		0.5		V	
T_{SDN}	Thermal Shutdown Threshold			150		°C	
T_{SDNHYS}	Thermal Shutdown Hysteresis			20		°C	
Reverse (Current Blocking						
I_{RCB}	V _{IN} or V _{BUS} Current During RCB	V _{OUT} =8 V, V _{IN} or V _{BUS} =GND			30	μΑ	
Dynamic	Characteristics						
4	V _{OUT} Rise Time, V _{BUS} ^(6,7)			90		110	
t _R	V _{OUT} Rise Time, V _{IN} ^(6,7)			50		μs	
t _F	V _{OUT} Fall Time ^(6,7)	$V_{IN}=V_{BUS}=5$ V, $R_L=150$ Ω , $C_L=4.7$ μF , $T_A=25$ °C		1.4		ms	
t _{TRAN}	Transition Delay ^(6,7)] ^	50	100		ms	
t _{SD}	Selection Delay ^(6,7)			50		μs	

Notes:

- 6. This parameter is guaranteed by characterization and/or design; not production tested.
- 7. $t_{SD}/t_{TRAN}/t_R/t_F$ are defined in Figure 6.

Timing Diagram





Figure 6. Transition Delay ($V_{IN}=V_{BUS}=5~V$)

Typical Characteristics







Figure 7. VIN Quiescent Current (Iq) vs. Temperature Figure 8. VBUS Quiescent Current (Iq) vs. Temperature






Figure 9. VIN Quiescent Current vs. Supply Voltage




Figure 10.V_{BUS} Quiescent Current vs. Supply Voltage




Figure 11. V_{IN} On Resistance (m Ω) vs. Temperature




Figure 12.V_{BUS} On Resistance (mΩ) vs. Temperature




Figure 13. V_{IN} On Resistance (m Ω) vs. Supply Voltage Figure 14. V_{BUS} On Resistance (m Ω) vs. Supply Voltage

Typical Characteristics (Continued)




Figure 15.V_{IN}_SEL Input Logic High & Low Voltage vs. Temperature




Figure 17.DF_IN Logic High & Low Voltage vs. Temperature




Figure 19.V_{BUS_VULVO} vs. Temperature




Figure 21.V_{BUS_VOVLO} vs. Temperature




Figure 16.EN Input Logic High & Low Voltage vs. Temperature




Figure 18.V_{IN_VULVO} vs. Temperature




Figure 20. $V_{\text{IN}_\text{VOVLO}}$ vs. Temperature




Figure 22. V_{OUT} t_R vs. Temperature




Figure 25. Power Source Transition (V_{IN}=V_{BUS}=5 V, EN=HIGH, V_{IN}_SEL=LOW \rightarrow HIGH \rightarrow LOW, C_{OUT}=4.7 μ F, R_L=150 Ω)




Figure 27.V_{BUS} On Response (V_{BUS}=GND→5 V, V_{IN}=EN=GND, C_{OUT}=4.7 μF, R_L=150 Ω)




Figure 29. V_{IN} Over-Voltage Protection Response (V_{IN}=5 V \rightarrow 15 V, V_{BUS}=5 V, EN=V_{IN}_SEL=HIGH, C_{OUT}=4.7 μ F, R_L=150 Ω)




Figure 24.t_{TRAN} vs. Temperature




Figure 26. V_{IN} On Response (V_{IN}=GND \rightarrow 5 V, V_{BUS}=EN=GND, C_{OUT}=4.7 μ F, R_L=150 Ω)




Figure 28.Off Response (V_{IN}=V_{BUS}=5 V, EN=HIGH, V_{IN}_SEL=LO \rightarrow HIGH or HIGH \rightarrow LOW, C_{OUT}=4.7 μ F, R_L=150 Ω)




Figure 30.V_{BUS} Over-Voltage Protection Response (V_{BUS}=5 V→15 V, V_{IN}=5 V, EN=HIGH, V_{IN}_SEL=LOW, C_{OUT}=4.7 μF, R_L=150 Ω)

Operation and Application Information

The FPF3040 is a 18 V, 2 A-rated, Dual-Input Single-Output (DISO) load switch with slew-rate-controlled, low-on-resistance, based-on-N-channel MOSFET. The input operating range is from 4 V to 6.5 V at V_{BUS} and from 4 V to 10.5 V at V_{IN} . The internal circuitry is powered from the highest voltage source among V_{IN} , V_{BUS} , and V_{EN} .

Input Power Source Selection

Input power source can be selected by V_{IN_SEL} and DF_IN, respectively, depending on EN state. When EN is HIGH, the input source is selected by V_{IN_SEL} regardless of DF_IN. If V_{IN_SEL} is LOW, V_{BUS} is selected. If V_{IN_SEL} is HIGH, V_{IN} is selected.

Table 2. Input Power Selection by VIN_SEL

EN	V _{IN} >UVLO	V _{BUS} >UVLO	V _{IN_SEL}	DF_IN	V _{out}
HIGH	Χ	Χ	LOW	X	V_{BUS}
HIGH	Х	Χ	HIGH	X	V_{IN}

When EN is LOW, the input source is selected by DF_IN and the number of valid input sources. If only one input source is valid, or more than UVLO, the source is selected automatically, regardless of DF_IN, to make a charging path in case the battery is depleted. If both V_{BUS} and V_{IN} have valid input sources, the input source is selected by DF_IN. If DF_IN is LOW, V_{IN} is selected. If DF_IN is HIGH or floating, V_{BUS} is selected. DF_IN is biased HIGH with an internal 1 μA pull-up current source.

Table 3. Input Power Selection by DF IN

EN	V _{IN} >UVLO	V _{BUS} >UVLO	V_{IN_SEL}	DF_IN	V_{OUT}
LOW	YES	NO	HIGH	Х	V _{IN}
LOW	NO	YES	LOW	Х	V_{BUS}
LOW	YES	YES	LOW	Floating	V_{BUS}
LOW	YES	YES	HIGH	LOW	V_{IN}
LOW	NO	NO	Χ	Х	Floating

 $V_{\text{IN_SEL}}$ can be the status output to indicate which input power source is used during EN is LOW. If V_{IN} is used, $V_{\text{IN_SEL}}$ shows high. If V_{BUS} is used, $V_{\text{IN_SEL}}$ shows LOW. The voltage level of HIGH signal is 5.3 V if any one of

 V_{IN} , V_{BUS} or EN is higher than 5.3 V. The signal is highest voltage among V_{IN} , V_{BUS} , and V_{EN} if none of them is higher than 5.3 V.

EN Voltage for Control Logic Power Supply

Internal control logic is powered from the highest voltage among $V_{\text{IN}},\ V_{\text{BUS}},\ \text{and}\ V_{\text{EN}}.$ If valid V_{IN} or V_{BUS} higher than UVLO is applied, ON/OFF control by EN should be accomplished with $V_{\text{IH}}/V_{\text{IL}}.$ If EN powers the internal control block without valid V_{IN} and $V_{\text{BUS}},$ more than 2.5 V is required on the EN pin to operate properly.

Over-Voltage Protection (OVP)

FPF3040 has over-voltage protection at both $V_{\rm IN}$ and $V_{\rm BUS}$. If $V_{\rm IN}$ or $V_{\rm BUS}$ is higher than 12 V or 7.5 V, respectively, the power switch is off until input voltage is lower than the over-voltage trip level by hysteresis voltage of 0.5 V.

Reverse Power Supply for OTG

FPF3040 has a bi-directional switch so reverse power is allowed for On-The-Go (OTG) operation. Even if both V_{IN} and V_{BUS} are not available, reverse power can be also supported if internal control circuitry is powered by EN.

Reverse-Current Blocking

FPF3040 supports reverse-current blocking during EN LOW and an unselected channel.

Thermal Shutdown

During FPF3040 thermal shutdown, the power switch is turned off if junction temperature reaches over 150°C to avoid damage.

Wireless Charging System

FPF3040 can be used for an input power selector supporting Travel Adaptor (TA) and Wireless Charging (WC) with a single-input-based battery charger or Power Management IC (PMIC), including a charging block as shown in Figure 31. The system can recognize an input power source change between 5 V TA and 5 V WC without detection circuitry because FPF3040 has a 100 ms transition delay. OTG Mode can be supported without an additional power path, such as a MOSFET.







Figure 31.Block Diagram of Input Power Selector for Wireless Charging System

Product Specific Package Information

D	E	X	Υ
1.96 mm ±0.03 mm	1.76 mm ±0.03 mm	0.28 mm	0.38 mm









TOP VIEW

RECOMMENDED LAND PATTERN (NSMD PAD TYPE)






NOTES:

SIDE VIEWS

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5M, 1994.
- DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
 - G. DRAWING FILNAME: MKT-UC016AArev2.



BOTTOM VIEW



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative