74LVC273

Octal D-type flip-flop with reset; positive-edge trigger Rev. 6 — 31 December 2012 Product of

Product data sheet

1. **General description**

The 74LVC273 has eight edge-triggered, D-type flip-flops with individual Dn inputs and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The state of each Dn input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop. All outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the MR input.

The device is useful for applications where the true output only is required and the clock and master reset are common to all storage elements.

Features and benefits 2.

- Wide supply voltage range from 1.2 V to 3.6 V
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Output drive capability 50 Ω transmission lines at +85 °C
- Complies with JEDEC standard:
 - ◆ JESD8-7A (1.65 V to 1.95 V)
 - ◆ JESD8-5A (2.3 V to 2.7 V)
 - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-B exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C




Octal D-type flip-flop with reset; positive-edge trigger

3. Ordering information

Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74LVC273D	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1					
74LVC273DB	–40 °C to +125 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1					
74LVC273PW	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1					
74LVC273BQ	–40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 \times 4.5 \times 0.85 mm	SOT764-1					


4. Functional diagram



Octal D-type flip-flop with reset; positive-edge trigger

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
MR	1	master reset input (active LOW)
СР	11	clock input (LOW-to-HIGH; edge-triggered)
D[0:7]	3, 4, 7, 8, 13, 14, 17, 18	data input
Q[0:7]	2, 5, 6, 9, 12, 15, 16, 19	flip-flop output
GND	10	ground (0 V)
V _{CC}	20	supply voltage

Octal D-type flip-flop with reset; positive-edge trigger

6. Functional description

Table 3. Function table[1]

Operating mode	Input	Input				
	MR	СР	Dn	Qn		
Reset (clear)	L	X	X	L		
Load '1'	Н	↑	h	Н		
Load '0'	Н	↑	1	L		

^[1] H = HIGH voltage level

L = LOW voltage level

X = don't care

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	50	mA
Vo	output voltage		<u>[2]</u> –0.5	$V_{CC} + 0.5$	V
I _O	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I_{CC}	supply current		-	100	mA
I_{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	<u>[3]</u> _	500	mW

^[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V_{CC}	V

74LVC273

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved

^{↑ =} LOW-to-HIGH clock transition

^[2] The output voltage ratings may be exceeded if the output current ratings are observed.

^[3] For SO20 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.
For (T)SSOP20 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.
For DHVQFN20 packages: above 60 °C the value of P_{tot} derates linearly with 4.5 mW/K.

Octal D-type flip-flop with reset; positive-edge trigger

 Table 5.
 Recommended operating conditions ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb}	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV inj	input transition rise and fall	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	0	-	20	ns/V
	rate	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
V _{IH}	HIGH-level	V _{CC} = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	V
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V _{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	-	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}						
output voltage	$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V	
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_O = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}						
	output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	-	-	0.2	-	0.3	V
		$I_O = 4 \text{ mA}$; $V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		I_{O} = 12 mA; V_{CC} = 2.7 V	-	-	0.4	-	0.6	V
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
l _l	input leakage current	$V_{CC} = 3.6 \text{ V}; V_{I} = 5.5 \text{ V or GND}$	-	±0.1	±5	-	±20	μΑ
I _{CC}	supply current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND};$ $I_O = 0 \text{ A}$	-	0.1	10	-	40	μΑ
Δl _{CC}	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A}$	-	5	500	-	5000	μΑ
C _I	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_I = \text{GND to } V_{CC}$	-	5.0	-	-	-	pF

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved

Octal D-type flip-flop with reset; positive-edge trigger

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation	CP to Qn; see Figure 5	2]					
	delay	V _{CC} = 1.2 V	-	18	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.5	9.7	19.2	2.5	22.2	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.8	4.9	9.9	1.8	11.4	ns
		$V_{CC} = 2.7 \text{ V}$	1.5	4.5	8.4	1.5	10.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.5	4.1	8.2	1.5	10.5	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 6						
	propagation	V _{CC} = 1.2 V	-	18	-	-	-	ns
	delay	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.4	10.2	20.4	2.4	23.5	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	5.2	10.5	1.7	12.1	ns
	$V_{CC} = 2.7 \text{ V}$	1.5	4.7	8.9	1.5	11.5	ns	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.5	4.3	8.7	1.5	11.0	ns
t _W	pulse width	clock HIGH or LOW; see Figure 5						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	6.0	-	-	6.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	5.0	-	-	5.0	-	ns
		$V_{CC} = 2.7 \text{ V}$	5.0	1.8	-	5.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	4.0	1.2	-	4.0	-	ns
		master reset LOW; see Figure 6						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	6.0	-	-	6.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	5.0	-	-	5.0	-	ns
		$V_{CC} = 2.7 \text{ V}$	5.0	1.7	-	5.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	4.0	1.2	-	4.0	-	ns
t _{rec}	recovery time	MR to CP; see Figure 6						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.0	-	-	2.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2.0	-	-	2.0	-	ns
		$V_{CC} = 2.7 \text{ V}$	2.0	-1.0	-	2.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.0	-1.0	-	2.0	-	ns
t _{su}	set-up time	Dn to CP; see Figure 7						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	5.0	-	-	5.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	3.5	-	-	3.5	-	ns
		$V_{CC} = 2.7 \text{ V}$	3.0	1.0	-	3.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	0.0	-	1.0	-	ns
t _h	hold time	Dn to CP; see Figure 7						
		V _{CC} = 1.65 V to 1.95 V	3.0	-	-	3.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	2.5	-	-	2.5	-	ns
		V _{CC} = 2.7 V	2.0	-0.2	-	2.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	0.0	-	1.0		ns

74LVC273

All information provided in this document is subject to legal disclaimers.

Octal D-type flip-flop with reset; positive-edge trigger

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see <u>Figure 8</u>.

Symbol	Parameter	Conditions		-40 °C to +85 °C			-40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
f _{max} maximum		see Figure 5							
frequency	V _{CC} = 1.65 V to 1.95 V		80	-	-	64	-	MHz	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		100	-	-	80	-	MHz
		V _{CC} = 2.7 V		150	-	-	150	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		150	230	-	150	-	MHz
t _{sk(o)}	output skew time	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	-	1.0	-	1.5	ns
C _{PD}	power dissipation	per flip-flop; $V_I = GND$ to V_{CC}	[4]						
	capacitance	V _{CC} = 1.65 V to 1.95 V		-	14.0	-	-	-	pF
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	17.7	-	-	-	pF
		V _{CC} = 3.0 V to 3.6 V		-	21.0	-	-	-	pF

- [1] Typical values are measured at $T_{amb} = 25$ °C and $V_{CC} = 1.2$ V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz; f_o = output frequency in MHz


C_L = output load capacitance in pF

V_{CC} = supply voltage in Volt

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs

11. Waveforms




Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 5. Clock (CP) to output (Qn) propagation delays, the clock pulse width, and the maximum frequency

Octal D-type flip-flop with reset; positive-edge trigger



 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 6. Master reset (MR) pulse width, the master reset to output (Qn) propagation delays, and the master reset to clock (CP) recovery time





Fig 7. Data set-up and hold times for the data input (Dn)

Octal D-type flip-flop with reset; positive-edge trigger

Table 8. Measurement points

Supply voltage	Input		Output				
V _{CC}	VI	V _M	V _M	V _X	V _Y		
1.2 V	V_{CC}	$0.5 \times V_{\text{CC}}$	$0.5 \times V_{\text{CC}}$	V _{OL} + 0.15 V	$V_{OH}-0.15\ V$		
1.65 V to 1.95 V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V		
2.3 V to 2.7 V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V		
2.7 V	2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$		
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	$V_{OH} - 0.3 V$		



Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

Fig 8. Load circuitry for switching times

Table 9. Test data


Supply voltage	ige Input		Load	Load		V _{EXT}		
V _{CC}	VI	t _r , t _f	CL	R _L	t _{PLH} , t _{PHL}	t_{PLZ}, t_{PZL}	t _{PHZ} , t _{PZH}	
1.2 V	V_{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
1.65 V to 1.95 V	V_{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	V_{CC}	≤ 2 ns	30 pF	500Ω	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500Ω	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500Ω	open	$2\times V_{CC}$	GND	

Octal D-type flip-flop with reset; positive-edge trigger

12. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.009

OUTLINE	OUTLINE REFERENCES				EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013				99-12-27 03-02-19	

0.394

0.016

Fig 9. Package outline SOT163-1 (SO20)

0.089


74LVC273

Product data sheet

Octal D-type flip-flop with reset; positive-edge trigger

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	e	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT339-1		MO-150				99-12-27 03-02-19
					· ·	


Fig 10. Package outline SOT339-1 (SSOP20)

74LVC273

Octal D-type flip-flop with reset; positive-edge trigger

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT360-1		MO-153				99-12-27 03-02-19
•						

Fig 11. Package outline SOT360-1 (TSSOP20)

74LVC273

All information provided in this document is subject to legal disclaimers.

Octal D-type flip-flop with reset; positive-edge trigger

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; SOT764-1 20 terminals; body 2.5 x 4.5 x 0.85 mm




Fig 12. Package outline SOT764-1 (DHVQFN20)

74LVC273 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved

Octal D-type flip-flop with reset; positive-edge trigger

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document IDRelease dateData sheet statusChange noticeSupersedes74LVC273 v.620121231Product data sheet-74LVC273 v.5Modifications:• General description changed (errata).74LVC273 v.520121206Product data sheet-74LVC273 v.4Modifications:• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.• Legal texts have been adapted to the new company name where appropriate.• Table 4, Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage ranges74LVC273 v.420040312Product specification -74LVC273 v.374LVC273 v.320031030Product specification -74LVC273 v.274LVC273 v.219980520Product specification -74LVC273 v.174LVC273 v.119960606Product specification					
Modifications: • General description changed (errata). 74LVC273 v.5 20121206 Product data sheet - 74LVC273 v.4 Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Table 4, Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage ranges 74LVC273 v.4 20040312 Product specification - 74LVC273 v.3 74LVC273 v.2 74LVC273 v.2 19980520 Product specification - 74LVC273 v.1	Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC273 v.5 20121206 Product data sheet - 74LVC273 v.4 Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Table 4, Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage ranges 74LVC273 v.4 20040312 Product specification - 74LVC273 v.3 74LVC273 v.3 74LVC273 v.2 19980520 Product specification - 74LVC273 v.1	74LVC273 v.6	20121231	Product data sheet	-	74LVC273 v.5
Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Table 4, Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage ranges 74LVC273 v.4 20040312 Product specification - 74LVC273 v.3 74LVC273 v.3 20031030 Product specification - 74LVC273 v.2 74LVC273 v.2 19980520 Product specification - 74LVC273 v.1	Modifications:	 General descr 	ription changed (errata).		
of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Table 4, Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage ranges 74LVC273 v.4 20040312 Product specification - 74LVC273 v.3 74LVC273 v.3 20031030 Product specification - 74LVC273 v.2 74LVC273 v.2 19980520 Product specification - 74LVC273 v.1	74LVC273 v.5	20121206	Product data sheet	-	74LVC273 v.4
Table 4, Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage ranges 74LVC273 v.4 20040312 Product specification - 74LVC273 v.3 74LVC273 v.3 20031030 Product specification - 74LVC273 v.2 74LVC273 v.2 19980520 Product specification - 74LVC273 v.1	Modifications:			lesigned to comply wit	h the new identity guidelines
74LVC273 v.4 20040312 Product specification - 74LVC273 v.3 74LVC273 v.3 20031030 Product specification - 74LVC273 v.2 74LVC273 v.2 19980520 Product specification - 74LVC273 v.1		 Legal texts ha 	ve been adapted to the new	company name where	e appropriate.
74LVC273 v.3 20031030 Product specification - 74LVC273 v.2 74LVC273 v.2 19980520 Product specification - 74LVC273 v.1		• Table 4, Table	5, Table 6, Table 7, Table 8	and <u>Table 9</u> : values ac	lded for lower voltage ranges.
74LVC273 v.2 19980520 Product specification - 74LVC273 v.1	74LVC273 v.4	20040312	Product specification	-	74LVC273 v.3
	74LVC273 v.3	20031030	Product specification	-	74LVC273 v.2
74LVC273 v.1 19960606 Product specification	74LVC273 v.2	19980520	Product specification	-	74LVC273 v.1
	74LVC273 v.1	19960606	Product specification	-	-

Octal D-type flip-flop with reset; positive-edge trigger

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC273

Octal D-type flip-flop with reset; positive-edge trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

Octal D-type flip-flop with reset; positive-edge trigger

17. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description
7	Limiting values
8	Recommended operating conditions
9	Static characteristics
10	Dynamic characteristics
11	Waveforms
12	Package outline 10
13	Abbreviations14
14	Revision history
15	Legal information15
15.1	Data sheet status
15.2	Definitions15
15.3	Disclaimers
15.4	Trademarks16
16	Contact information 16
17	Contents 17

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

<u>74LVC273BQ,115</u> <u>74LVC273D,112</u> <u>74LVC273DB,112</u> <u>74LVC273DB,118</u> <u>74LVC273DB,118</u> <u>74LVC273PW,118</u> <u>74LVC273PW,118</u>

NXP:

74LVC273BQ-G 74LVC273D 74LVC273DB 74LVC273DB-T 74LVC273PW