


Low Output, Adjustable, Ultralow-Power, 100-mA Low-Dropout Linear Regulator

Check for Samples: TPS76201-Q1


FEATURES

- Qualified for Automotive Applications
- 100-mA Low-Dropout Regulator
- Adjustable Output Voltage: 0.7 V to 5.5 V
- Only 27-μA Quiescent Current at 100 mA
- 1-μA Quiescent Current in Standby Mode
- Overcurrent Limitation
- -40°C to +125°C Operating Ambient Temperature Range
- Available in 5-Pin SOT-23 (DBV) Package

DBV PACKAGE (TOP VIEW)



GROUND CURRENT vs JUNCTION TEMPERATURE



DESCRIPTION

The TPS76201-Q1 low-dropout (LDO) voltage regulator features an adjustable output voltage as low as 0.7 V. It is an ideal regulator for sub 1.2-V DSP core voltage supplies and is equally suited for similar applications with other low-voltage processors and controllers. SOT-23 packaging and the high-efficiency that results from the ultralow power regulator operation make the TPS76201-Q1 especially useful in handheld and portable battery applications. This regulator features low dropout voltages and ultralow quiescent current compared to conventional LDO regulators. Offered in a five-terminal, small outline integrated circuit (SOT-23) package, TPS76201-Q1 is ideal for micropower operations and where board space is at a premium.

A combination of new circuit design and process innovation has enabled the usual PNP pass transistor to be replaced by a PMOS pass element. Because the PMOS pass element is a voltage-driven device, the quiescent current is ultralow (30 μA maximum) and is stable over the entire range of output load current (10 μA to 100 mA). Intended for use in portable systems such as laptops and cellular phones, the ultralow-power operation results in a significant increase in the system battery operating life.

The TPS76201-Q1 also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to 1 μ A typical at T_J = +25°C. The TPS76201-Q1 is offered in an adjustable version (programmable over the range of 0.7 V to 5.5 V).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

VOLTAGE ⁽²⁾	T _A	PACKAGE	PART NUMBER	PACKAGE MARKING	TRANSPORT MEDIA, QUANTITY
Variable 0.7 V to 5.5 V	-40°C to +125°C	SOT-23 (DBV)	TPS76201QDBVRQ1	PUEQ	Tape and reel, 3000

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.
- (2) Contact the factory for availability of fixed output options.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	TPS76201-Q1	UNIT
Input voltage range, V _{IN} ⁽²⁾	-0.3 to +13.5	V
Voltage range at EN	−0.3 to V _{IN} +0.3	V
Voltage on OUT, FB	7	V
Peak output current, I _{OUT}	Internally limited	
Operating ambient temperature range, T _A	-40 to +150	°C
Storage temperature range, T _{STG}	-65 to +150	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied..

(2) All voltage values are with respect to network ground terminal.

THERMAL INFORMATION

		TPS76201-Q1	
	THERMAL METRIC ⁽¹⁾	DBV	UNITS
		5 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	183.6	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	69.9	
θ_{JB}	Junction-to-board thermal resistance	41.6	°C/\/
ΨЈТ	Junction-to-top characterization parameter	2.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	40.9	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	_	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback



RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted).

	MIN	NOM MAX	UNIT
Input voltage range, V _{IN} ⁽¹⁾	2.7	10	٧
Output voltage range, V _{OUT} ⁽²⁾	0.7	5.5	٧
Continuous output current, I _{OUT} ⁽²⁾	0.01	100	mA
Operating ambient temperature range, T _A ⁽²⁾	-40	+125	°C

⁽¹⁾ To calculate the minimum input voltage for the desired maximum output current, use the following formula: V_{INmin} = V_{OUTmax} + V_{DO} (max load)

ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range; $V_{IN} = V_{OUT(Typ)} + 1 \text{ V}$; $I_{OUT} = 100 \text{ mA}$, $\overline{EN} = 0 \text{ V}$, and $C_{OUT} = 4.7 \mu F$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$0.7 \text{ V} \le \text{V}_{\text{OUT}} \le 5.5 \text{ V}, \text{T}_{\text{J}} = +25^{\circ}\text{C}$		V _{OUT}		V
V_{OUT}	10-μA to 100-mA load (1)	$0.7 \text{ V} \le \text{V}_{\text{OUT}} \le 5.5 \text{ V}, \text{T}_{\text{J}} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0.97 × V _{OUT}		1.03 × V _{OUT}	V
	GND current ⁽¹⁾⁽²⁾	$\overline{\text{EN}}$ = 0 V, 10 μA < I _{OUT} < 100 mA, T _J = +25°C		27		μА
Iα	GND current	$\overline{\text{EN}}$ = 0 V, 10 μA < I _{OUT} < 100 mA, T _J = -40°C to +125°C			35	μА
	Load regulation	$\overline{\text{EN}}$ = 0 V, 10 μA < I _{OUT} < 100 mA, T _J = +25°C		12		mV
		$2.7 \text{ V} < \text{V}_{\text{IN}} \le 10 \text{ V}, \text{T}_{\text{J}} = +25^{\circ}\text{C}, \text{see}^{(1)}$		0.04		%/V
$\Delta V_O/V_{OUT}$	Line regulation, output voltage ⁽²⁾	$2.7 \text{ V} < \text{V}_{\text{IN}} \le 10 \text{ V}, \text{ T}_{\text{J}} = -40^{\circ}\text{C to } +125^{\circ}\text{C},$ see ⁽¹⁾			0.1	%/V
V_N	Output noise voltage	BW = 300 Hz to 50 kHz, C_{OUT} = 10 μ F, V_{OUT} = 0.7 V, T_J = +25°C		60		μV_{RMS}
I _{CL}	Output current limit	$V_{OUT} = 0 V, see^{(1)}$		350	750	mA
	Ctondby ourrent	$\overline{\text{EN}} = V_{\text{IN}}$, 2.7 V < $V_{\text{IN}} \le 10 \text{ V}$		1		μΑ
I _{STBY}	Standby current	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			2	μΑ
$V_{EN(HI)}$	High-level enable input voltage	$2.7 \text{ V} < \text{V}_{IN} \le 10 \text{ V}$	1.7			V
$V_{EN(LO)}$	Low-level enable input voltage	2.7 V < V _{IN} ≤ 10 V			0.8	V
PSRR	Power-supply rejection ratio	$f = 1 \text{ kHz}, C_{OUT} = 10 \mu\text{F}, T_J = +25^{\circ}\text{C}, \text{see}^{(1)}$		60		dB
	Enable nin ourrent	EN = 0 V	-1	0	1	μΑ
I _{EN}	Enable pin current	$\overline{EN} = V_{IN}$	-1		1	μА

⁽¹⁾ Minimum IN operating voltage is 2.7 V or $V_{OUT}(typ) + 1$ V, whichever is greater. Maximum IN voltage = 10 V, minimum output current = 10 μ A, and maximum output current = 100 mA.

10 μA, and maximum output current = 100 mA.

(2) If
$$V_{OUT} \le 1.8$$
 V, then $V_{INmin} = 2.7$ V, $V_{INmax} = 10$ V: Line Reg. (mV) = (%/V) × $\frac{V_{OUT}(V_{Imax} - 2.7 \text{ V})}{100} \times 1000$

If $V_{OUT} \ge 2.5$ V, then $V_{INmin} = V_{OUT} + 1$ V, $V_{INmax} = 10$ V: Line Reg. (mV) = (%/V) × $\frac{V_{OUT}(V_{Imax} - (V_{OUT} + 1 \text{ V}))}{100} \times 1000$

Product Folder Link(s): TPS76201-Q1

⁽²⁾ Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



FUNCTIONAL BLOCK DIAGRAM





Figure 1. TPS76201-Q1

PIN CONFIGURATION

DBV PACKAGE SOT-23 (TOP VIEW)



PIN DESCRIPTIONS

NAME	SOT-23 DBV	I/O	DESCRIPTION
IN	1	Ι	Input supply voltage
GND	2	_	Ground pin
EN	3	I	Enable input
OUT	4	I	Regulated output voltage
FB	5	0	Feedback voltage

Submit Documentation Feedback

TYPICAL CHARACTERISTICS

At $T_J = -40^{\circ}\text{C}$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.0 V, whichever is greater; $I_{OUT} = 10 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0 \text{ }\mu\text{F}$, unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$.




Figure 2.

80 100 0 20




Figure 3.




Figure 4.




Figure 5.



TYPICAL CHARACTERISTICS (continued)

At $T_J = -40^{\circ}\text{C}$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.0 V, whichever is greater; $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ μF , unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$.

OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY




Figure 6.

OUTPUT IMPEDANCE vs FREQUENCY




Figure 7.

DROPOUT VOLTAGE vs INPUT VOLTAGE




Figure 8.

DROPOUT VOLTAGE vs JUNCTION TEMPERATURE




Figure 9.



TYPICAL CHARACTERISTICS (continued)

At $T_J = -40^{\circ}\text{C}$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.0 V, whichever is greater; $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ μF , unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$.

POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY





Figure 10.



Time (μs) Figure 12.

OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP)




Figure 11.

LOAD TRANSIENT RESPONSE




Figure 13.

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS (continued)

At $T_J = -40^{\circ}\text{C}$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.0 V, whichever is greater; $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ μF , unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$.




Figure 14.




Figure 15.

TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR) vs OUTPUT CURRENT




Figure 16.

TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR) vs OUTPUT CURRENT




Figure 17.

Submit Documentation Feedback



APPLICATION INFORMATION

The TPS76201-Q1 low-dropout (LDO) regulator has been optimized for use in battery-operated equipment including, but not limited to, the sub 1.2-V DSP core voltage supplies. It features low quiescent current (23 μ A nominally) and enable inputs to reduce supply currents to 1 μ A when the regulators are turned off. A typical application circuit is shown in Figure 18.




Figure 18. Typical Application Circuit

External Capacitor Requirements

Although not required, a 0.047- μ F or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS76201-Q1, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS76201-Q1 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 4.7 μ F. The equivalent series resistance (ESR) of the capacitor should be between 0.3 Ω and 1.5 Ω . to ensure stability. Capacitor values larger than 4.7 μ F are acceptable, and allow the use of smaller ESR values. Capacitors less than 4.7 μ F are not recommended because they require careful selection of ESR to ensure stability. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 4.7- μ F surface-mount solid tantalum capacitors, including devices from Sprague, Kemet, and Nichico, meet these ESR requirements. Multilayer ceramic capacitors may have very small equivalent series resistances and therefore may require the addition of a low-value series resistor to ensure stability. Table 1 summarizes the capacitor selection recommendations.

PART NO.	MFR	VALUE	MAX ESR ⁽¹⁾	SIZE (H × L × W) ⁽²⁾
T494B475K016AS	KEMET	4.7 μF	1.5 Ω	1.9 × 3.5 × 2.8
195D106x0016x2T	SPRAGUE	10 μF	1.5 Ω	$1.3 \times 7.0 \times 2.7$
695D106x003562T	SPRAGUE	10 μF	1.3 Ω	$2.5 \times 7.6 \times 2.5$
TPSC475K035R0600	AVX	4.7 μF	0.6 Ω	$2.6 \times 6.0 \times 3.2$

Table 1. Capacitor Selection

(2) Size is shown in mm.

⁽¹⁾ ESR is maximum resistance in Ohms at 100 kHz and T_A = +25°C. Contact manufacturer for minimum ESR values.



Output Voltage Programming

The output voltage of the TPS76201-Q1 adjustable regulator is programmed using an external resistor divider as shown in Figure 19. The output voltage is calculated using:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:


 $V_{REF} = 0.6663 \text{ V}$, typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately $10-\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided because leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = $66.5 \text{ k}\Omega$ to set the divider current at 10μ A and then calculate R1 using Equation 2:

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2 \tag{2}$$

OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE		ESISTANCE
(V)	R1	R2
0.7	3.36	66.5
0.9	23.2	66.5
1.2	53.6	66.5
1.5	83.5	66.5
1.8	113	66.5
2.5	182	66.5
3.3	246	66.5
3.6	294	66.5
4	332	66.5
5	432	66.5



(1) 1% values shown.

Figure 19. TPS76201-Q1 Adjustable LDO Regulator Programming

Power Dissipation and Junction Temperature

Specified regulator operation is assured to a junction temperature of +125°C; the maximum junction temperature should be restricted to +150°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum power dissipation limit is determined using Equation 3:

$$P_{D(max)} = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$
(3)

Where:

 T_{Jmax} is the maximum allowable junction temperature.

 $R_{\theta,JA}$ is the thermal resistance junction-to-ambient for the package; see the *Thermal Information* table.

 T_A is the ambient temperature.

10 Submit D



The regulator dissipation is calculated using Equation 4:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

Regulator Protection

The TPS76201-Q1 PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS76201-Q1 features internal current limiting and thermal protection. During normal operation, the TPS76201-Q1 limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately +165°C, thermal protection circuitry shuts it down. Once the device has cooled to below approximately +140°C, regulator operation resumes.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS76201QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PUEQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS76201-Q1:



PACKAGE OPTION ADDENDUM

6-Feb-2020

• Catalog: TPS76201

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76201QDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76201QDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated