SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

- Output Ports Have Equivalent 25- $\Omega$  Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Typical V<sub>OLV</sub> (Output Undershoot) < 0.5 V at  $V_{CC} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C}$
- **Package Options Include Plastic** Small-Outline (DW) Package and Ceramic Chip Carriers (FK) and DIPs (JT)

### description


These 12-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers transmitters.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable  $(\overline{OE1} \text{ or } \overline{OE2})$  input is high, all 12 outputs are in the high-impedance state.


The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- $\Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### SN54ABT5402A . . . JT PACKAGE SN74ABT5402A...DW PACKAGE (TOP VIEW)



#### SN54ABT5402A . . . FK PACKAGE (TOP VIEW)



The SN54ABT5402A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT5402A is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

	INPUTS		OUTPUT
OE1	OE2	D	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
X	Н	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated




## SN54ABT5402A, SN74ABT5402A 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

## logic symbol<sup>†</sup>

#### 14 OE1 ΕN 15 OE2 28 1 Υ1 D1 $\nabla$ 2 27 D2 **Y2** 26 3 D3 **Y3** 25 4 D4 Υ4 5 24 Y5 D5 23 6 D6 **Y6** 22 8 D7 **Y7** 20 9 D8 **Y8** 19 10 Y9 D9 18 11 Y10 17 12 D11 Y11 16 13 Y12

## logic diagram (positive logic)



To Eleven Other Channels

Pin numbers shown are for the DW and JT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO	30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	78°C/W
Storage temperature range, T <sub>stq</sub>	. −65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## recommended operating conditions (see Note 3)

			SN54ABT	5402A	SN74ABT	5402A	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	FW	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0 0	VCC	0	VCC	V
IOH	High-level output current		(ک	-12		-12	mA
loL	Low-level output current		200	12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	A	10		10	ns/V
TA	Operating free-air temperature	·	<b>–</b> 55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	IDITIONS	Т	A = 25°C	;	SN54ABT	5402A	SN74ABT	5402A	
PAR	ANIETER	IEST CON	IDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	3.35	3.7		3.3		3.35		
\/a		$V_{CC} = 5 V$ ,	$I_{OH} = -1 \text{ mA}$	A 3.85 4.2 3.8			3.85		v		
VOH		V <sub>CC</sub> = 4.5 V	$I_{OH} = -3 \text{ mA}$				3		3.1		V
		VCC = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.6					2.6		
VOL		V <sub>CC</sub> = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.8		0.65	<b>V</b>
VOL		VCC = 4.5 V	$I_{OL} = 12 \text{ mA}$							8.0	V
$V_{hys}$					100						mV
Ц	$V_{CC} = 5.5 \text{ V}, V_{I} = V_{C}$		CC or GND			±1		±1		±1	μΑ
lozh	$I_{OZH}$ $V_{CC} = 5.5 \text{ V},$		$V_0 = 2.7 \text{ V}$			10		10		10	μΑ
lozL	$I_{OZL}$ $V_{CC} = 5.5 \text{ V},$		$V_0 = 0.5 V$			-10		-10		-10	μΑ
I <sub>off</sub>	$V_{CC} = 0$ ,		$V_I$ or $V_O \le 4.5 \text{ V}$			±100	4	75		±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	202	50		50	μΑ
IO		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.5 V	-25	-45	-100	-25	-100	-25	-100	mA
los <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-50		-200	<b>2</b> –50	-200	-50	-200	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high		5	50		50		50	μΑ
Icc		$I_{O} = 0$ ,	Outputs low		39	48		48		48	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		1	50		50		50	μΑ
	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	
ΔICC§	Data Inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			0.05		0.05		0.05	mA
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5	
Ci		V <sub>I</sub> = 2.5 V or 0.5 V			3						pF
$C_0$ $V_0 = 2.5 \text{ V or } 0.$		V <sub>O</sub> = 2.5 V or 0.5 V			8						pF

 $<sup>\</sup>dagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


## SN54ABT5402A, SN74ABT5402A 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷ <sub>0</sub>	CC = 5 V \( = 25°C	', ;	SN54AB	Г5402A	SN74AB1	75402A	UNIT
	(INFOT)	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	_	V	2	4.5	5.2	2	6.3	2	6.2	no
t <sub>PHL</sub>	D	T	1.5	3.7	5	1.5	5.7	1.5	5.6	ns
<sup>t</sup> PZH	<del></del>	V	2.5	5.7	7.6	2.5	8.8	2.5	8.7	
tPZL	ŌĒ	Y	2	4.4	6.3	3	7.6	2	7.5	ns
t <sub>PHZ</sub>	ŌĒ	V	1.5	3.6	4.4	1.5	5.5	1.5	5.2	
t <sub>PLZ</sub>	OE .	ĭ	1.5	4.2	5.4	1.5	7.4	1.5	6.9	ns

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN74ABT5402ADW	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT5402A	Samples
SN74ABT5402ADWR	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT5402A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

## PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT5402ADWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 12-Feb-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ABT5402ADWR	SOIC	DW	28	1000	350.0	350.0	66.0	

DW (R-PDSO-G28)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



## DW (R-PDSO-G28)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated