

## Features

- Low voltage operation
- Full range support:
  - 3.3V
  - 2.5V
  - 1.8V
- Over voltage tolerant input hot swappable
- 1:10 Fanout
- Drives either a 50-Ohm or 75-Ohm load
- Low input capacitance
- Low output skew
- Low propagation delay
- Typical ( $t_{pd}$  less than 4 ns)
- High speed operation:
  - 200 MHz at 1.8V
  - 650 MHz at 2.5V and 3.3V
- Industrial versions available
- Available in SSOP package

## Description


The Cypress series of network circuits are produced using advanced 0.35 micron CMOS technology, achieving the industry's fastest logic and buffers.

The Cypress CY2CC910 fanout buffer features one input and 10 outputs. It is ideal for conversion from and to 3.3V, 2.5V, and 1.8V

Designed for Data Communications clock management applications, the large fanout from a single input reduces loading on the input clock.


Cypress employs the unique AVCMOS type outputs VOI (Variable Output Impedance) that dynamically adjust for variable impedance matching, eliminate the need for series damping resistors, and reduce overall noise.

## Logic Block Diagram



## Pin Configuration

**Figure 1. 20-Pin SOIP-SSOP**



20 pin SOIC/SSOP

## Pin Description

Pin Number	Pin Name	Description
1	IN	Input
2,6,10,13,17	GND	Ground
4,8,15,20	V <sub>DD</sub>	Power Supply
3,5,7,9,11,12,14,16,18,19	Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q8,Q9,Q10	Output

## Maximum Ratings<sup>[1]</sup>


Storage Temperature: .....	-65°C to +150°C	Supply Voltage to Ground Potential
Ambient Temperature: .....	-40°C to +85°C	(Outputs only) ..... -0.5V to V <sub>DD</sub> + 1V
Supply Voltage to Ground Potential		DC Output Voltage..... -0.5V to V <sub>DD</sub> + 1V
V <sub>CC</sub> .....	-0.5V to 4.6V	Power Dissipation..... 0.75W
Input.....	-0.5V to 5.8V	

### Note

- Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is intended to be a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Variable Output Impedance Control (VOI)

Figure 2. Output Voltage versus Output Current ( $T_A = 25^\circ\text{C}$ )



## DC Electrical Characteristics

At 3.3V (See Figure 3)

Parameter	Description	Conditions	Min	Typ	Max	Unit
$V_{OH}$	Output High Voltage	$V_{DD} = \text{Min.}$ , $V_{IN} = V_{IH}$ or $V_{IL}$	2.3	3.3		V
$V_{OL}$	Output Low Voltage	$V_{DD} = \text{Min.}$ , $V_{IN} = V_{IH}$ or $V_{IL}$		0.2	0.5	V
$V_{IH}$	Input High Voltage	Guaranteed Logic High Level		2	5.8	V
$V_{IL}$	Input Low Voltage	Guaranteed Logic Low Level			0.8	V
$I_{IH}$	Input High Current	$V_{DD} = \text{Max.}$	$V_{IN} = 2.7\text{V}$		1	$\mu\text{A}$
$I_{IL}$	Input Low Current	$V_{DD} = \text{Max.}$	$V_{IN} = 0.5\text{V}$		-1	$\mu\text{A}$
$I_I$	Input High Current	$V_{DD} = \text{Max.}$ , $V_{IN} = V_{DD}(\text{Max.})$			20	$\mu\text{A}$
$V_{IK}$	Clamp Diode Voltage	$V_{DD} = \text{Min.}$ , $I_{IN} = -18 \text{ mA}$		-0.7	-1.2	V
$I_{OK}$	Continuous Clamp Current	$V_{DD} = \text{Max.}$ , $V_{OUT} = \text{GND}$			-50	mA
$O_{OFF}$	Power-down Disable	$V_{DD} = \text{GND}$ , $V_{OUT} = < 4.5\text{V}$			100	$\mu\text{A}$
$V_H$	Input Hysteresis			80		mV

**At 2.5V (See Figure 3)**

Parameter	Description	Conditions	Min	Typ	Max	Unit	
$V_{OH}$	Output High Voltage	$V_{DD} = \text{Min.}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -7 \text{ mA}$	1.8		V	
			$I_{OH} = 12 \text{ mA}$	1.6		V	
$V_{OL}$	Output Low Voltage	$V_{DD} = \text{Min.}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 12 \text{ mA}$		0.65	V	
$V_{IH}$	Input High Voltage	Guaranteed Logic High Level		1.6	5.0	V	
$V_{IL}$	Input Low Voltage	Guaranteed Logic Low Level			0.8	V	
$I_{IH}$	Input High Current	$V_{DD} = \text{Max.}$	$V_{IN} = 2.4\text{V}$		1	$\mu\text{A}$	
$I_{IL}$	Input Low Current	$V_{DD} = \text{Max.}$	$V_{IN} = 0.5\text{V}$		-1	$\mu\text{A}$	
$I_I$	Input High Current	$V_{DD} = \text{Max.}, V_{IN} = V_{DD}(\text{Max.})$			20	$\mu\text{A}$	
$V_{IK}$	Clamp Diode Voltage	$V_{DD} = \text{Min.}, I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
$I_{OK}$	Continuous Clamp Current	$V_{DD} = \text{Max.}, V_{OUT} = \text{GND}$			-50	mA	
$O_{OFF}$	Power Down Disable	$V_{DD} = \text{GND}, V_{OUT} = < 4.5\text{V}$			100	$\mu\text{A}$	
$V_H$	Input Hysteresis			80		mV	

**At 1.8V (See Figure 7)**

Parameter	Description	Test Condition <sup>[2]</sup>	Min	Max	Unit
$V_{DD}$	Supply Voltage		1.71	1.89	V
$V_{IH}$	Input High Voltage		$0.65V_{DD}[1.1]$	4.3	V
$V_{IL}$	Input Low Voltage		-0.3	$0.35V_{DD}[0.6]$	V
$V_{OH}$	Output High Voltage	$I_{OH} = -2 \text{ mA}$	$V_{DD} - 0.45[1.2]$		V
$V_{OL}$	Output Low Voltage	$I_{OH} = 2 \text{ mA}$		0.45	V

**Capacitance**

Parameter	Description	Test Conditions	Typ	Max	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	2.5		pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	6.5		pF

**Power Supply Characteristics (See Figure 3)**

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
$\Delta I_{CC}$	Delta $I_{CC}$ Quiescent Power Supply Current	$(I_{DD} @ V_{DD} = \text{Max and } V_{IN} = V_{DD}) - (I_{DD} @ V_{DD} = \text{Max and } V_{IN} = V_{DD} - 0.6\text{V})$			50	$\mu\text{A}$
$I_{CCD}$	Dynamic Power Supply Current	$V_{DD} = \text{Max}$ Input toggling 50% Duty Cycle, Outputs Open			0.63	mA/ MHz
$I_C$	Total Power Supply Current	$V_{DD} = \text{Max}$ Input toggling 50% Duty Cycle, Outputs Open $f_L = 40 \text{ MHZ}$			25	mA

**Note**

2. Test load conditions: 500-Ohm to ground with approximately 6-pF total loading and 200-MHz maximum frequency.

## High Frequency Parametrics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
D <sub>J</sub>	Jitter, Deterministic	50% duty cycle t <sub>W</sub> (50–50) The “point to point load circuit”   Output Jitter – Input Jitter			20	ps
F <sub>max</sub> 3.3V	Maximum frequency V <sub>DD</sub> = 3.3V	50% duty cycle t <sub>W</sub> (50–50) Standard Load Circuit.	See Figure 3		160	MHz
		50% duty cycle t <sub>W</sub> (50–50) The “point to point load circuit”	See Figure 5		650	
F <sub>max</sub> 2.5V	Maximum frequency V <sub>DD</sub> = 2.5V	The “point-to-point load circuit” V <sub>IN</sub> = 2.4V/0.0V V <sub>OUT</sub> = 1.7V/0.7V	See Figure 5		200	MHz
F <sub>max</sub> 1.8V	Maximum frequency V <sub>DD</sub> = 1.8V	The “6-pF load circuit” V <sub>IN</sub> = 1.7/0.0V V <sub>OUT</sub> = 1.2V/0.4V	See Figure 7		200	MHz
F <sub>max(20)</sub>	Maximum frequency V <sub>DD</sub> = 3.3V	20% duty cycle t <sub>W</sub> (20-80) The “point to point load circuit” V <sub>IN</sub> = 3.0V/0.0V V <sub>OUT</sub> = 2.3V/0.4V	See Figure 6		250	MHz
t <sub>W</sub> 3.3V	Minimum pulse V <sub>DD</sub> = 3.3V	The “point-to-point load circuit” V <sub>IN</sub> = 3.0V/0.0V F = 100 MHz V <sub>OUT</sub> = 2.0V/0.8V	See Figure 5	1		ns
t <sub>W</sub> 2.5V	Minimum pulse V <sub>DD</sub> = 2.5V	The “point-to-point load circuit” V <sub>IN</sub> = 2.4V/0.0V F = 100 MHz V <sub>OUT</sub> = 1.7V/0.7V	See Figure 5	1		ns
t <sub>W</sub> 1.8V	Minimum pulse V <sub>DD</sub> = 1.8V	The “6-pF load circuit” V <sub>IN</sub> = 1.7V/0.0V V <sub>OUT</sub> = 1.2V/0.4V	See Figure 7	1		ns

## AC Switching Characteristics

At 3.3V (V<sub>DD</sub> = 3.3V ± 5%, Temperature = −40°C to +85°C)

Parameter	Description	Min	Typ	Max	Unit
t <sub>PLH</sub>	Propagation Delay – Low to High	See Figure 4	1.5	2.7	3.5
t <sub>PHL</sub>	Propagation Delay – High to Low		1.5	2.7	3.5
t <sub>R</sub>	Output Rise Time			0.8	V/ns
t <sub>F</sub>	Output Fall Time			0.8	V/ns
t <sub>SK(0)</sub>	Output Skew: Skew between outputs of the same package (in phase).	See Figure 11		0.2	ns
t <sub>SK(p)</sub>	Pulse Skew: Skew between opposite transitions of the same output (t <sub>PHL</sub> – t <sub>PLH</sub> ).	See Figure 10		0.2	ns
t <sub>SK(t)</sub>	Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type.	See Figure 12		0.4	ns

At 2.5V (V<sub>DD</sub> = 2.5V ± 5%, Temperature = −40°C to +85°C)

Parameter	Description	Min	Typ	Max	Unit
t <sub>PLH</sub>	Propagation Delay – Low to High	See Figure 4	1.5	2.7	3.5
t <sub>PHL</sub>	Propagation Delay – High to Low		1.5	2.7	3.5
t <sub>R</sub>	Output Rise Time			0.8	V/ns
t <sub>F</sub>	Output Fall Time			0.8	V/ns
t <sub>SK(0)</sub>	Output Skew: Skew between outputs of the same package (in phase).	See Figure 11		0.2	ns
t <sub>SK(p)</sub>	Pulse Skew: Skew between opposite transitions of the same output (t <sub>PHL</sub> – t <sub>PLH</sub> ).	See Figure 10		0.2	ns
t <sub>SK(t)</sub>	Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type.	See Figure 12		0.4	ns

## AC Switching Characteristics

At 1.8V( $V_{DD} = 1.8V \pm 5\%$ , Temperature =  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

Parameter	Description	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay – Low to High	See Figure 8	1.5	2.7	3.5 ns
$t_{PHL}$	Propagation Delay – High to Low		1.5	2.7	3.5 ns
$t_R$	Output Rise Time 20 – 80%		0.2		1.5 ns
$t_F$	Output Fall Time 20 – 80%		0.2		1.5 ns
$t_{SK(0)}$	Output Skew: Skew between outputs of the same package (in phase).	See Figure 11		0.2	ns
$t_{SK(p)}$	Pulse Skew: Skew between opposite transitions of the same output ( $t_{PHL} - t_{PLH}$ ).	See Figure 10		0.2	ns
$t_{SK(t)}$	Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type.	See Figure 12		0.4	ns

## Parameter Measurement Information: $V_{DD}$ at 3.3V to 2.5V

Figure 3. Load Circuit [3,4,5]




Figure 5. Point to Point Load Circuit<sup>[3,4,5]</sup>




Figure 4. Voltage Waveforms Propagation Delay Times<sup>[6]</sup>





Figure 6. Voltage Waveforms – Pulse Duration<sup>[4]</sup>



## Parameter Measurement Information: V<sub>DD</sub> at 8V

Figure 7. Load Circuit <sup>[3,4,5]</sup>




Figure 8. Voltage Waveforms Propagation




Figure 9. Voltage Waveforms – Pulse Duration<sup>[4]</sup>




Figure 10. Pulse Skew -  $t_{sk(p)}$






Figure 11. Output Skew -  $t_{sk(O)}$



### Notes

3.  $C_L$  includes probe and jig capacitance.
4. All input pulses are supplied by generators having the following characteristics: PRR < 100 MHz,  $Z_0 = 50\Omega$ ,  $t_R < 2.5 \text{ ns}$ ,  $t_F < 2.5 \text{ ns}$ .
5. The outputs are measured one at a time with one transition per measurement.
6.  $T_{PLH}$  and  $T_{PHL}$  are the same as  $t_{pd}$ .

**Figure 12. Package Skew -  $t_{sk(t)}$** 


$$t_{sk(t)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

## Ordering Information


Part Number <sup>[7]</sup>	Package Type	Product Flow	Status
<b>Pb-free</b>			
CY2CC910XI	20-pin SSOP	Industrial, -40° to 85°C	Active
CY2CC910XIT	20-pin SSOP-Tape and Reel	Industrial, -40° to 85°C	Active
CY2CC910XC	20-pin SSOP	Commercial, 0°C to 70°C	Active
CY2CC910XCT	20-pin SSOP-Tape and Reel	Commercial, 0°C to 70°C	Active
CY2CC910XI-1	20-pin SSOP	Industrial, -40° to 85°C	Active
CY2CC910XI-1T	20-pin SSOP-Tape and Reel	Industrial, -40° to 85°C	Active

**Note**

7. Devices with part numbers ending with -1 are identical to devices without the -1 suffix. There are no differences in specification.

## Package Drawing

Figure 13. 20-Pin Shrunk Small Outline Package O20



51-85077 \*D

## Document History Page

**Document Title:** CY2CC910 1:10 Clock Fanout Buffer  
**Document No:** 38-07348

Rev.	ECN NO.	Orig. of Change	Submission Date	Description of Change
**	114318	TSM	05/10/02	New Data Sheet
*A	119148	RGL	10/07/02	Added 5.8 as the Max. value for $V_{IH}$ in the DC Electrical Characteristics @3.3V table. Changed the Max. value of $V_{IH}$ from 5.8 to 5.0 in the DC Electrical Characteristics @2.5V table. Changed the value of $V_{IH}$ from $V_{DD}+0.3$ [2.25] to 4.3 in the DC Electrical Characteristics @1.8V table.
*B	404287	RGL	See ECN	Added Lead-free devices for SSOP
*C	2595534	CXQ/PYRS	10/23/08	Added "Status" column to Ordering Information table Updated Package Diagram 51-85024 Updated template
*D	2896073	CXQ	03/19/10	Updated package diagram Removed obsolete parts from ordering information table and added CY2CC910OXI-1, CY2CC910OXI-1T Removed reference to SOIC packages

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

Automotive	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>	USB Controllers	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
Clocks & Buffers	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>	Wireless/RF	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>
Interface	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>		
Lighting & Power Control	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a> <a href="http://cypress.com/go/plc">cypress.com/go/plc</a>		
Memory	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>		
Optical & Image Sensing	<a href="http://cypress.com/go/image">cypress.com/go/image</a>		
PSoC	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>		
Touch Sensing	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>		

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 5](#)

© Cypress Semiconductor Corporation, 2002-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.