I **36 Mb (1M x 36 & 2M x 18) QUAD (Burst of 2) Synchronous SRAMs** 36 Mb (1M x 36 & 2M x 18)

JANUARY 2010

Features

- 1M x 36 or 2M x 18.
- On-chip delay-locked loop (DLL) for wide data valid window.
- Separate read and write ports with concurrent read and write operations.
- Synchronous pipeline read with early write operation.
- Double data rate (DDR) interface for read and write input ports.
- Fixed 2-bit burst for read and write operations.
- Clock stop support.
- Two input clocks (K and \overline{K}) for address and control registering at rising edges only.
- Two input clocks (C and \overline{C}) for data output control.
- Two echo clocks (CQ and CQ) that are delivered simultaneously with data.
- \cdot +1.8V core power supply and 1.5, 1.8V V_{DDO}, used with 0.75, 0.9V V_{BFE}
- HSTL input and output levels.
- Registered addresses, write and read controls, byte writes, data in, and data outputs.
- Full data coherency.
- Boundary scan using limited set of JTAG 1149.1 functions.
- Byte write capability.
- Fine ball grid array (FBGA) package
	- 15mm x 17mm body size
	- 1mm pitch
	- 165-ball (11 x 15) array
- Programmable impedance output drivers via 5x user-supplied precision resistor.

Description

The 36Mb IS61QDB21Mx36 and IS61QDB22Mx18 are synchronous, high-performance CMOS static random access memory (SRAM) devices. These These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the *Timing Reference Diagram for Truth Table* on page 8 for a description of the basic operations of these SRAMs.

The input address bus operates at double data rate. The following are registered internally on the rising edge of the K clock:

- Read address
- Read enable
- Write enable
- Byte writes
- Data-in for early writes

The following are registered on the rising edge of the \overline{K} clock:

- Write address
- Byte writes
- Data-in for second burst addresses

Byte writes can change with the corresponding datain to enable or disable writes on a per-byte basis. An internal write buffer enables the data-ins to be registered half a cycle earlier than the write address. The first data-in burst is clocked at the same time as the write command signal, and the second burst is timed to the following rising edge of the \overline{K} clock.

During the burst read operation, the data-outs from the first burst are updated from output registers off the second rising edge of the \overline{C} clock (1.5 cycles later). The data-outs from the second burst are updated with the third rising edge of the C clock. The K and \overline{K} clocks are used to time the data-outs whenever the C and \overline{C} clocks are tied high.

The device is operated with a single +1.8V power supply and is compatible with HSTL I/O interfaces.

x36 FBGA Pinout (Top View)

Note: The following pins are reserved for higher densities: A3 for 64Mb, 10A for 144Mb, and 2A for 288Mb.

x18 FBGA Pinout (Top View)

ISSI **36 Mb (1M x 36 & 2M x 18)** *®* **QUAD (Burst of 2) Synchronous SRAMs**

Pin Description

Block Diagram

SRAM Features

Read Operations

The SRAM operates continuously in a burst-of-two mode. Read cycles are started by registering \overline{R} in active low state at the rising edge of the K clock. A second set of clocks, C and \overline{C} , are used to control the timing to the outputs. A set of free-running echo clocks, CQ and \overline{CQ} , are produced internally with timings identical to the data-outs. The echo clocks can be used as data capture clocks by the receiver device.

When the C and \overline{C} clocks are connected high, the K and \overline{K} clocks assume the function of those clocks. In this case, the data corresponding to the first address is clocked 1.5 cycles later by the rising edge of the K clock. The data corresponding to the second burst is clocked 2 cycles later by the following rising edge of the K clock.

A NOP operation (\overline{R}) is high) does not terminate the previous read.

Write Operations

Write operations can also be initiated at every rising edge of the K clock whenever \overline{W} is low. The write address is provided 0.5 cycles later, registered by the rising edge of K. Again, the write always occurs in bursts of two.

The write data is provided in an 'early write' mode; that is, the data-in corresponding to the first address of the burst, is presented 0.5 cycles earlier or at the rising edge of the preceding K clock. The data-in corresponding to the second write burst address follows next, registered by the rising edge of K.

The data-in provided for writing is initially kept in write buffers. The information on these buffers is written into the array on the following write cycle. A read cycle to the last write address produces data from the write buffers. Similarly, a read address followed by the same write address produces the latest write data. The SRAM maintains data coherency.

During a write, the byte writes independently control which byte of any of the two burst addresses is written (see *X18/X36 Write Truth Tables* on page 9 and *Timing Reference Diagram for Truth Table* on page 8).

Whenever a write is disabled (\overline{W} is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee impedance matching is between 175 Ω and 350 Ω , with the tolerance described in *Programmable Impedance Output Driver DC Electrical Characteristics* on page 13. The RQ resistor should be placed less than two inches away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 3 pF.

The ZQ pin can also be directly connected to V_{DDQ} to obtain a minimum impedance setting. ZQ must never be connected to V_{SS} .

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in supply voltage and temperature. At power-up, the driver impedance is in the middle of allowable impedances values. The final impedance value is achieved within 1024 clock cycles.

Clock Consideration

This device uses an internal DLL for maximum output data valid window. It can be placed in a stopped-clock mode to minimize power and requires only 1024 cycles to restart.

No clocks can be issued until V_{DD} reaches its allowable operating range.

Single Clock Mode

This device can be also operated in single-clock mode. In this case, C and \overline{C} are both connected high at power-up and must never change. Under this condition, K and \overline{K} will control the output timings.

Either clock pair must have both polarities switching and must never connect to V_{REF} , as they are not differential clocks

Depth Expansion

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending read and write transactions are always completed prior to deselecting the corresponding port.

In the following application example, the second pair of C and \overline{C} clocks is delayed such that the return data meets the data setup and hold times at the bus master.

36 Mb (1M x 36 & 2M x 18) QUAD (Burst of 2) Synchronous SRAMs

Application Example

Power-Up and Power-Down Sequences

The following sequence is used for power-up:

1. The power supply inputs must be applied in the following order while keeping Doff in LOW logic state:

 1) VDD 2) VDDQ 3) VREF

2. Start applying stable clock inputs (K, \overline{K} , C, and \overline{C}).

- 3. After clock signals have stabilized, change Doff to HIGH logic state.
- 4. Once the Doff is switched to HIGH logic state, wait an additional 1024 clock cycles to lock the DLL.

NOTES:

- 1. The power-down sequence must be done in reverse of the power-up sequence.
- 2. VDDQ can be allowed to exceed VDD by no more than 0.6V.
- 3. VREF can be applied concurrently with VDDQ.

ISSI **36 Mb (1M x 36 & 2M x 18)** *®* **QUAD (Burst of 2) Synchronous SRAMs**

State Diagram

The *Timing Reference Diagram for Truth Table* on page 8 is helpful in understanding the clock and write truth tables, as it shows the cycle relationship between clocks, address, data in, data out, and controls. All read and write commands are issued at the beginning of cycle "t".

Timing Reference Diagram for Truth Table

Clock Truth Table (Use the following table with the *Timing Reference Diagram for Truth Table*.)

Notes:

- 1. The internal burst counter is always fixed as two-bit.
- 2. $X = \text{don't care}$; $H = \text{logic "1"; } L = \text{logic "0".}$
- 3. A read operation is started when control signal \overline{R} is active low
- 4. A write operation is started when control signal \overline{W} is active low. Before entering into the stop clock, all pending read and write commands must be completed.
- 5. For timing definitions, refer to the *AC Characteristics* on page 15-16. Signals must have AC specifications at timings indicated in parenthesis with respect to switching clocks K, \overline{K} , C, and \overline{C} .

X36 Write Truth Table Use the following table with the *Timing Reference Diagram for Truth Table* on page 8.

Notes;

1. For all cases. \overline{W} must be active low during the rising edge of K occurring at time t.

2. For timing definitions, refer to the *AC Characteristics* on page 15-16. Signals must have AC specifications with respect to switching clocks K and \overline{K} .

Notes;

1. Refer to *Timing Reference Diagram for Truth Table* on page 8. Cycle time starts at n and is referenced to the K clock.

2. For all cases, \overline{W} must be active low during the rising edge of K occurring at t.

3. For timing definitions, refer to the *AC Characteristics* on page 15-16. Signals must have AC specs with respect to switching clocks K and \overline{K} .

Absolute Maximum Ratings

Note: Stresses greater than those listed in this table can cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this datasheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Temperature Range

Recommended DC Operating Conditions (Over the operating temperature)

1. All voltages are referenced to V_{SS} . All V_{DD} , V_{DDQ} , and V_{SS} pins must be connected.

2. VIH(Max) AC = See *0vershoot and Undershoot Timings*.

3. VIL(Min) AC = See *0vershoot and Undershoot Timings*.

4. $V_{\text{IN-CLK}}$ specifies the maximum allowable DC excursions of each clock (K, \overline{K} , C, and \overline{C}).

5. Peak-to-peak AC component superimposed on V_{REF} may not exceed 5% of V_{REF}

0vershoot and Undershoot Timings

PBGA Thermal Characteristics

Capacitance (V_{DD} = 1.8V -5%, +5%, $f = 1$ MHz. Over the operating temperature range.)

DC Electrical Characteristics (V_{DD} = 1.8V -5%, +5%. Over the operating temperature range.)

1. I_{OUT} = chip output current.

2. Minimum impedance output driver.

3. The numeric suffix indicates the part operating at speed, as indicated in *AC Characteristics* on page 15-16 (that is, I_{DD25} indicates 2.5ns cycle time).

4. JEDEC Standard JESD8-6 Class 1 compatible.

5. For JTAG inputs only.

Typical AC Input Characteristics

1. The peak-to-peak AC component superimposed on V_{REF} may not exceed 5% of the DC component of V_{REF} .

2. Performance is a function of $V_{\vert H}$ and $V_{\vert L}$ levels to clock inputs.

3. See the *AC Input Definition* diagram.

4. See the *AC Input Definition* diagram. The signals should swing monotonically with no steps rail-to-rail with input signals never ringing back past VIH (AC) and VIL (AC) during the input setup and input hold window. VIH (AC) and VIL (AC) are used for timing purposes only.

AC Input Definition

Programmable Impedance Output Driver DC Electrical Characteristics

 $(V_{DD} = 1.8V - 5\%, +5\%, V_{DDO} = 1.5, 1.8V$. Over the operating temperature range.)

AC Test Conditions (V_{DD} = 1.8V -5%, +5%, V_{DDQ} = 1.5, 1.8V. Over the operating temperature range.)

AC Test Loading

AC Characteristics (V_{DD} = 1.8V -5%, +5%. Over the operating temperature range.)

1. See *AC Test Loading* on page 14.

2. During normal operation, $V_{I|H}$, $V_{I|L}$, T_{RISE} , and T_{FALL} of inputs must be within 20% of $V_{I|H}$, $V_{I|L}$, T_{RISE} , and T_{FALL} of clock.

3. If C, \overline{C} are tied high, then K, \overline{K} become the references for C, \overline{C} timing parameters.

C, \overline{C} high to output hold t_{CHQX} -0.45 -0.45 -0.45 ns

C, \overline{C} high to echo clock valid $\left| \begin{array}{ccc} t_{\text{CHCQV}} & 0.40 & 0.4 \end{array} \right|$ 0.4 ns 3 C, \overline{C} high to echo clock hold t_{CHCQX} -0.40 -0.40 -0.40 ns 3 CQ , \overline{CQ} High to output valid \overline{CQ} t_{CQHQV} 0.30 0.40 ns 1, 3 \overline{CQ} high to output hold \overline{CQ} t_{CQHQX} -0.30 -0.40 -0.40 ns 1, 3 C High to output high-Z t_{CHQZ} 0.35 0.38 ns 1, 3 C High to output low-Z t_{CHQX1} -0.35 -0.38 ns 1, 3

Address valid to K, \overline{K} rising edge $\left| \begin{array}{ccc} t_{\text{AVKH}} & 0.35 \end{array} \right| - \left| \begin{array}{ccc} 0.4 & - \end{array} \right|$ ns $\left| \begin{array}{ccc} 2 \end{array} \right|$

K rising edge to address hold t_{KHAX} 0.35 $-$ 0.4 $-$ ns 2

Control inputs valid to K rising edge tIVKH 0.35 — 0.4 — Data-in valid to K, \overline{K} rising edge t_{DVKH} 0.35 $-$ 0.4 $-$

K rising edge to Control Inputs Hold $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$ 0.35 $\begin{array}{|c|c|c|c|c|c|c|c|} \hline \end{array}$ 0.4 $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$ K, \overline{K} rising edge to data-in hold $\left| \begin{array}{ccc} t_{\text{KHDX}} & 0.35 \end{array} \right| = 0.4$ $\left| \begin{array}{ccc} - & 0.4 \end{array} \right|$

AC Characteristics $(V_{DD} = 1.8V - 5\%, +5\%$. Over the operating temperature range.) 40

 $50⁴$

ns

 $ns \mid 2$ ns 2

 ns 2 ns 2

1, 3

1. See *AC Test Loading* on page 14.

Setup Times

Hold Times

2. During normal operation, $V_{I|H}$, $V_{I|L}$, T_{RISE} , and T_{FALL} of inputs must be within 20% of $V_{I|H}$, $V_{I|L}$, T_{RISE} , and T_{FALL} of clock.

3. If C, \overline{C} are tied high, then K, \overline{K} become the references for C, \overline{C} timing parameters.

Read and Deselect Cycles Timing Diagram

2. Outputs are disabled one cycle after an NOP.

Read, Write, and NOP Timing Diagram

IEEE 1149.1 TAP and Boundary Scan

The SRAM provides a limited set of JTAG functions to test the interconnection between SRAM I/Os and printed circuit board traces or other components. There is no multiplexer in the path from I/O pins to the RAM core.

In conformance with IEEE Standard 1149.1, the SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

The TAP controller has a standard 16-state machine that resets internally on power-up. Therefore, a TRST signal is not required.

Signal List

- TCK: test clock
- TMS: test mode select
- TDI: test data-in
- TDO: test data-out

JTAG DC Operating Characteristics (Over the operating temperature range.) Operates with JEDEC Standard 8-5 (1.8V) logic signal levels

JTAG AC Test Conditions (V_{DD} = 1.8V -5%, +5%. Over the operating temperature range)

ISSI **36 Mb (1M x 36 & 2M x 18)** *®* **QUAD (Burst of 2) Synchronous SRAMs**

JTAG AC Characteristics ($V_{DD} = 1.8V - 5\%$, $+5\%$. Over the operating temperature range.)

JTAG Timing Diagram

Scan Register Definition

ID Register Definition

 $s = 1$ for separate I/0, 0 for common I/O

ISSI **36 Mb (1M x 36 & 2M x 18)** *®* **QUAD (Burst of 2) Synchronous SRAMs**

Instruction Set

1. Places Qs in high-Z in order to sample all input data, regardless of other SRAM inputs.

2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.

3. BYPASS register is initiated to V_{SS} when BYPASS instruction is invoked. The BYPASS register also holds the last serially loaded TDI when exiting the shift-DR state.

4. SAMPLE instruction does not place DQs in high-Z.

5. This instruction is reserved. Invoking this instruction will cause improper SRAM functionality.

6. This EXTEST is not IEEE 1149.1-compliant. By default, it places Q in high-Z. If the internal register on the scan chain is set high, Q will be updated with information loaded via a previous SAMPLE instruction. The actual transfer occurs during the update IR state after EXTEST is loaded. The value of the internal register can be changed during SAMPLE and EXTEST only.

List of IEEE 1149.1 Standard Violations

- 7.2.1.b, e
- 7.7.1.a-f
- 10.1.1.b, e
- 10.7.1.a-d
- 6.1.1.d

JTAG Block Diagram

TAP Controller State Machine

Note:

1) NC pins as defined on *FBGA pinouts* on page 2 are read as "don't cares".

2) State of Internal pin (#109) is loaded via JTAG

ISSI **36 Mb (1M x 36 & 2M x 18)** *®* **QUAD (Burst of 2) Synchronous SRAMs**

26 **Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. H** 1/6/2010

ORDERING INFORMATION:

Commercial Range: 0°C to +70°C

Industrial Range: -40°C to +85°C

Note:

* These parts are fully tested to Industrial temperature, even though the top mark is Commercial. By ordering these parts, the customer will receive parts that are tested to the Industrial Temperature of -40°C to $+85^{\circ}$ C. The speed will be 200MHz at -40 $^{\circ}$ C to $+85^{\circ}$ C.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ISSI](http://www.mouser.com/issi):

[IS61QDB22M18-250M3L](http://www.mouser.com/access/?pn=IS61QDB22M18-250M3L) [IS61QDB21M36-250M3L](http://www.mouser.com/access/?pn=IS61QDB21M36-250M3L)