# MOSFET – Dual N-Channel, Dual SO-8FL 40 V, 10 mΩ, 53 A

#### **Features**

- Small Footprint (5x6 mm) for Compact Designs
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5853NWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free and Halogen-Free Device

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	V
Gate-to-Source Voltage	9		V <sub>GS</sub>	±20	V
Continuous Drain Current $R_{\theta JC}$ (Notes 1, 2, 3)	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	53	Α
		T <sub>C</sub> = 100°C		37	
Power Dissipation R <sub>0JC</sub> (Notes 1, 2)		T <sub>C</sub> = 25°C	$P_{D}$	58	W
		T <sub>C</sub> = 100°C		29	
Continuous Drain Cur-		T <sub>A</sub> = 25°C	I <sub>D</sub>	12	Α
$ \begin{array}{c} \text{rent R}_{\theta \text{JA}} \\ \text{(Notes 1, 2 \& 3)} \\ \\ \text{Power Dissipation} \\ \text{R}_{\theta \text{JA}} \text{ (Notes 1 \& 2)} \\ \end{array} $	Steady State	T <sub>A</sub> = 100°C		8.7	
		T <sub>A</sub> = 25°C	$P_{D}$	3.1	W
		T <sub>A</sub> = 100°C		1.6	
Pulsed Drain Current	T <sub>A</sub> = 25	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	165	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			Is	53	Α
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, I <sub>L(pk)</sub> = 28.3 A, L = 0.1 mH)			E <sub>AS</sub>	40	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	2.6	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	48	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Continuous DC current rating. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.




#### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
40 V	10 mΩ @ 10 V	53 A

#### **Dual N-Channel**







5853N = NVMFD5853N 5853WF = NVMFD5853NWF A = Assembly Location Y = Year W = Work Week ZZ = Lot Traceability

#### ORDERING INFORMATION

OTIDETHING INTO OTHER PROPERTY.				
Device	Package	Shipping <sup>†</sup>		
NVMFD5853NT1G	DFN8 (Pb-Free)	1500 / Tape & Reel		
NVMFD5853NWFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	ı		I			1	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> =	250 μΑ	40			٧
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	30 / 5			41.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V.	T <sub>J</sub> = 25°C			1.0	μΑ
		$V_{GS} = 0 V$ , $V_{DS} = 40 V$	T <sub>J</sub> = 125°C			100	┦ !
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	250 μΑ	2.0		4.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-7.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A			8.4	10	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 15 A			44		S
CHARGES AND CAPACITANCES	•					•	•
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V			1225		pF
Output Capacitance	C <sub>oss</sub>				150		
Reverse Transfer Capacitance	C <sub>rss</sub>				100		
Total Gate Charge	Q <sub>G(TOT)</sub>				24		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V, I <sub>D</sub> = 15 A			1.5		1
Gate-to-Source Charge	Q <sub>GS</sub>				5.2		1
Gate-to-Drain Charge	$Q_{GD}$				6.6		1
Plateau Voltage	V <sub>GP</sub>				4.1		V
SWITCHING CHARACTERISTICS (No	ote 5)						
Turn-On Delay Time	t <sub>d(on)</sub>				9		ns
Rise Time	t <sub>r</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 20 V, $I_{D}$ = 15 A, $R_{G}$ = 2.5 $\Omega$			20		
Turn-Off Delay Time	t <sub>d(off)</sub>				21		
Fall Time	t <sub>f</sub>				3		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	d Diode Voltage $ V_{SD} \qquad V_{GS} = 0 \ V, \\ I_S = 15 \ A $	V <sub>GS</sub> = 0 V.	T <sub>J</sub> = 25°C		0.82	1.1	٧
			T <sub>J</sub> = 125°C		0.72		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } d_{ S }/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 15 \text{ A}$			16		ns
Charge Time	t <sub>a</sub>				10		
Discharge Time	t <sub>b</sub>				6		1
•							

<sup>4.</sup> Pulse Test: pulse width = 300  $\mu$ s, duty cycle  $\leq$  2%. 5. Switching characteristics are independent of operating junction temperatures.

#### TYPICAL CHARACTERISTICS




Figure 6. Breakdown Voltage Variation with

**Temperature** 

Figure 5. On-Resistance Variation with

**Temperature** 

#### **TYPICAL CHARACTERISTICS**




Figure 7. Threshold Voltage Variation with Temperature

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 8. Drain-to-Source Leakage Current
vs. Voltage

25

30

35

40




Figure 9. Capacitance Variation

Figure 10. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 11. Resistive Switching Time Variation vs. Gate Resistance

Figure 12. Diode Forward Voltage vs. Current

#### **TYPICAL CHARACTERISTICS**




Figure 13. Maximum Rated Forward Biased Safe Operating Area





Figure 14. Thermal Impedance (Junction-to-Ambient)

#### PACKAGE DIMENSIONS

#### DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual)

CASE 506BT ISSUE D



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportu

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3860 foll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative