

Sample &

Buy





SNOSBY1C -JUNE 1999-REVISED DECEMBER 2015

LMC567 Low-Power Tone Decoder

Technical

Documents

1 Features

- Functionally Similar to LM567
- 2-V to 9-V Supply Voltage Range
- Low Supply Current Drain
- No Increase in Current With Output Activated
- Operates to 500-kHz Input Frequency
- High Oscillator Stability
- Ground-Referenced Input
- Hysteresis Added to Amplitude Comparator
- Out-of-Band Signals and Noise Rejected
- 20-mA Output Current Capability •

Applications 2

- **Touch-Tone Decoding** •
- **Precision Oscillators**
- Frequency Monitoring and Control
- Wide-Band FSK Demodulation
- Ultrasonic Controls
- **Carrier Current Remote Controls**
- **Communications Paging Decoders**

3 Description

Tools &

Software

The LMC567 device is a low-power, general-purpose LMCMOS tone decoder which is functionally similar to the industry standard LM567. The device consists of a twice frequency voltage-controlled oscillator (VCO) and quadrature dividers which establish the reference signals for phase and amplitude detectors.

Support &

Community

20

The phase detector and VCO form a phase-locked loop (PLL) which locks to an input signal frequency which is within the control range of the VCO. When the PLL is locked and the input signal amplitude exceeds an internally pre-set threshold, a switch to ground is activated on the output pin. External components set up the oscillator to run at twice the input frequency and determine the phase and amplitude filter time constants.

Device Information ⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|----------|-------------------|
| LMC567 | SOIC (8) | 4.90 mm × 3.91 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Diagram



Texas Instruments

www.ti.com

Table of Contents

| 1 | Feat | tures 1 |
|---|------|------------------------------------|
| 2 | Арр | lications 1 |
| 3 | Des | cription 1 |
| 4 | Rev | ision History 2 |
| 5 | Dev | ice Comparison Table 3 |
| 6 | Pin | Configuration and Functions 3 |
| 7 | Spe | cifications 4 |
| | 7.1 | Absolute Maximum Ratings 4 |
| | 7.2 | Recommended Operating Conditions 4 |
| | 7.3 | Thermal Information 4 |
| | 7.4 | Electrical Characteristics 4 |
| | 7.5 | Typical Characteristics 6 |
| 8 | Para | ameter Measurement Information |
| | 8.1 | Test Circuit 7 |
| 9 | Deta | ailed Description 8 |
| | 9.1 | Overview |
| | 9.2 | Functional Block Diagram 8 |
| | | |

| | 9.3 | Feature Description | 8 |
|----|--------------|--|----|
| | 9.4 | Device Functional Modes | 9 |
| 10 | Арр | lication and Implementation | 10 |
| | 10.1 | Application Information | 10 |
| | 10.2 | Typical Application | 10 |
| 11 | Pow | er Supply Recommendations | 12 |
| 12 | Layo | out | 12 |
| | 12.1 | Layout Guidelines | 12 |
| | 12.2 | Layout Example | 12 |
| 13 | Devi | ice and Documentation Support | 13 |
| | 13.1 | Device Support | 13 |
| | 13.2 | Community Resources | 13 |
| | 13.3 | Trademarks | 13 |
| | 13.4 | Electrostatic Discharge Caution | 13 |
| | 13.5 | Glossary | 13 |
| 14 | Mec Infor | hanical, Packaging, and Orderable mation | 13 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision B (April 2013) to Revision C | Page |
|---|---|
| Added ESD Ratings table, Feature Description section, Device Functional Modes section Implementation section, Power Supply Recommendations section, Layout section, Devic Support section, and Mechanical, Packaging, and Orderable Information section | , Application and e and Documentation 1 |
| Changes from Revision A (April 2013) to Revision B | Page |
| Changed layout of National Data Sheet to TI format | |



5 Device Comparison Table

| DEVICE NUMBER | DESCRIPTION |
|---------------|---|
| LMC567 | Low power tone decoder |
| LM567, LM567C | General-purpose tone decoder with half oscillator frequency than LMC567 |

6 Pin Configuration and Functions



Pin Functions

| PIN | | | DESCRIPTION | |
|--------|-----|--------|--------------------------------------|--|
| NAME | NO. | ITFE'' | DESCRIPTION | |
| GND | 7 | PWR | Ground connection | |
| IN | 3 | I | Device input | |
| LF_CAP | 2 | I | Loop filter capacitor terminal | |
| OF_CAP | 1 | I | Output filter capacitor terminal | |
| OUT | 8 | 0 | Device output | |
| T_CAP | 5 | I | Timing capacitor connection terminal | |
| T_RES | 6 | I | Timing resistor connection terminal | |
| VCC | 4 | PWR | Voltage supply connection | |

(1) I = input, O = output, PWR = power

TEXAS INSTRUMENTS

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

| | | MIN | MAX | UNIT |
|---------------------------------------|-----|-----|-----|------------------|
| Input voltage | IN | 2 | | V _{p-p} |
| Supply voltage | VCC | | 10 | V |
| Output voltage | OUT | | 13 | V |
| Output current | OUT | | 30 | mA |
| Package dissipation | | | 500 | mW |
| Operating temperature, T _A | | -25 | 125 | °C |
| Storage temperature, T _{stg} | | -55 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|-----------------|-----------------------|-----|-----|------|
| V _{CC} | Supply voltage | 2 | 9 | V |
| F _{IN} | Input frequency | 1 | 500 | Hz |
| T _A | Operating temperature | -25 | 125 | °C |

7.3 Thermal Information

| | | LMC567 | |
|-----------------------|--|----------|------|
| | THERMAL METRIC ⁽¹⁾ | D (SOIC) | UNIT |
| | | 8 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 111.8 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 59.2 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 52.2 | °C/W |
| Ψ _{JT} | Junction-to-top characterization parameter | 13.5 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 51.7 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.4 Electrical Characteristics

Test Circuit, $T_A = 25^{\circ}$ C, $V_s = 5$ V, RtCt #2, Sw. 1 Pos. 0, and no input, unless otherwise noted.

| | PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|----------------|------------------------------------|--|-------------|-----|-----|-----|------|
| | | | $V_s = 2 V$ | | 0.3 | | |
| 14 | Power supply current | RtCt #1, quiescent | $V_s = 5 V$ | | 0.5 | 0.8 | mAdc |
| | | | $V_s = 9 V$ | | 0.8 | 1.3 | |
| V3 | Input D.C. bias | | | | 0 | | mVdc |
| R3 | Input resistance | | | | 40 | | kΩ |
| 18 | Output leakage | | | | 1 | 100 | nAdc |
| | | RtCt #2, measure oscillator Frequency and divide by 2 | $V_s = 2 V$ | | 98 | | |
| f ₀ | Center frequency, E ÷ 2 | | $V_s = 5 V$ | 92 | 103 | 113 | kHz |
| | | | $V_s = V$ | | 105 | | |
| Δf_0 | Center frequency shift with supply | $\frac{f_0 _{9V} - f_0 _{2V}}{7 f_0 _{5V}} \times 100$ | (1) | | 1 | 2 | %/V |



Electrical Characteristics (continued)

| T / O' '/ T OF0O | N/ = N/ D/O/ //0 | | | |
|---|--|------------------------------|-----------------|-------------------------|
| Lest Circuit. $L_{\Lambda} = 25^{\circ}C$. | . V _a = 5 V. RtCt #2 | ² . Sw. 1 Pos. 0. | and no input. | unless otherwise noted. |
| 1000000000000000000000000000000000000 | $v_{\rm S} = 0$ $v_{\rm S}$ into $u_{\rm L}$ | ., | , and no input, | |

| | PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|------------------|-------------------------------------|--|----------------------|-----|------|-------|-------|
| | | Set input frequency equal to formeasured | $V_s = 2 V$ | 11 | 20 | 27 | |
| Vin | Input threshold | above. Increase input level until pin 8 goes | $V_s = 5 V$ | 17 | 30 | 45 | mVrms |
| | | low. | V _s = 9 V | | 45 | | |
| ΔV_{in} | Input hysteresis | Starting at input threshold, decrease input level until pin 8 goes high. | | | 1.5 | | mVrms |
| 1/0 | | Input level > threshold | 18 = 2 mA | | 0.06 | 0.15 | Vala |
| V8 | Output sat voltage | Choose RL for specified I8. | 18 = 20 mA | | 0.7 | | Vac |
| | Largest detection | Measure F_{osc} with Sw. 1 in Pos. 0, 1, and 2; L.D.B.W = $\frac{F_{Osc} _{P2} - F_{Osc} _{P1}}{F_{Osc} _{P0}} \times 100$ (2) | V _s = 2 V | 7% | 11% | 15% | |
| L.D.B.W. | | | V _s = 5 V | 11% | 14% | 17% | |
| bandv | bandwidth | | V _s = 9 V | | 15% | | |
| ΔBW | Bandwidth skew | $Skew = \left(\frac{F_{OSC} _{P2} - F_{OSC} _{P1}}{2F_{OSC} _{P0}} - 1\right) \times 100$ (3) | | | 0% | ±1.0% | |
| f _{max} | Highest center frequency | RtCt #3 Measure oscillator frequency and divide by 2. | | | 700 | | kHz |
| V _{in} | Input threshold at f _{max} | Set input frequency equal to f _{max} measured a input level until pin 8 goes low. | above. Increase | | 35 | | mVrms |



7.5 Typical Characteristics





8 Parameter Measurement Information

All parameters are measured according to the conditions described in Specifications.

8.1 Test Circuit

Figure 7 was used to make the measurements of the typical characteristics of the LMC567.



Figure 7. LMC567 Test Circuit

| Table 1. Rt and Ct Values for th | ne Test Circuit |
|----------------------------------|-----------------|
|----------------------------------|-----------------|

| RtCt | Rt | Ct |
|------|------|--------|
| #1 | 100k | 300 pF |
| #2 | 10k | 300 pF |
| #3 | 5.1k | 62 pF |

Detailed Description 9

9.1 Overview

The LMC567C is a low-power, general-purpose tone decoder with similar functionality to the industry standard LM567. The device requires external components set up the internal oscillator to run at twice the input frequency and determine the required filter constants. Internal VCO and Phase detector form a Phase-locked loop which locks to an input signal frequency that is established by external timing components. When PLL is locked, a switch to ground is activated in the output of the device.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Oscillator

The voltage-controlled oscillator (VCO) on the LMC567 must be set up to run at twice the frequency of the input signal tone to be decoded. The center frequency of the VCO is set by timing resistor Rt and timing capacitor Ct connected to pins 5 and 6 of the IC. The center frequency as a function of Rt and Ct is given by Equation 4:

$$F_{OSC} \cong \frac{1}{1.4 \text{ RtCt}} \text{ Hz}$$
(4)

Because this causes an input tone of half F_{osc} to be decoded by Equation 5,

$$F_{INPUT} \cong \frac{1}{2.8 \text{ RtCt}} \text{ Hz}$$
(5)

Equation 5 is accurate at low frequencies; however, above 50 kHz (Fosc = 100 kHz), internal delays cause the actual frequency to be lower than predicted.

The choice of Rt and Ct is a tradeoff between supply current and practical capacitor values. An additional supply current component is introduced in Equation 6 due to Rt being switched to V_s every half cycle to charge Ct:

$$I_s$$
 due to $Rt = V_s/(4Rt)$

Thus the supply current can be minimized by keeping Rt as large as possible (see Figure 1). However, the desired frequency dictates an RtCt product such that increasing Rt requires a smaller Ct. Below

Ct = 100 pF, circuit board stray capacitances begin to play a role in determining the oscillation frequency which ultimately limits the minimum Ct.

To allow for IC and component value tolerances, the oscillator timing components requires a trim. This is generally accomplished by using a variable resistor as part of Rt, although Ct could also be padded. The amount of initial frequency variation due to the LMC567 itself is given in the *Electrical Characteristics*; the total trim range must also accommodate the tolerances of Rt and Ct.

5)

(6)



9.3.2 Input

LMC567

The input pin 3 is internally ground-referenced with a nominal 40-k Ω resistor. Signals which are already centered on 0 V may be directly coupled to pin 3; however, any DC potential must be isolated through a coupling capacitor. Inputs of multiple LMC567 devices can be paralleled without individual DC isolation.

9.3.3 Loop Filter

Pin 2 is the combined output of the phase detector and control input of the VCO for the phase-locked loop (PLL). Capacitor C2 in conjunction with the nominal 80-k Ω pin 2 internal resistance forms the loop filter.

For small values of C2, the PLL has a fast acquisition time and the pull-in range is set by the built in VCO frequency stops, which also determines the largest detection bandwidth (LDBW). Increasing C2 results in improved noise immunity at the expense of acquisition time, and the pull-in range begins to become narrower than the LDBW (see Figure 4). However, the maximum hold-in range always equal the LDBW.

9.3.4 Output Filter

Pin 1 is the output of a negative-going amplitude detector which has a nominal 0 signal output of 7/9 V_s. When the PLL is locked to the input, an increase in signal level causes the detector output to move negative. When pin 1 reaches 2/3 V_s, the output is activated (see *Output*).

Capacitor C1 in conjunction with the nominal 40-k Ω pin 1 internal resistance forms the output filter. The size of C1 is a tradeoff between slew rate and carrier ripple at the output comparator. Low values of C1 produce the least delay between the input and output for tone burst applications, while larger values of C1 improve noise immunity.

Pin 1 also provides a means for shifting the input threshold higher or lower by connecting an external resistor to supply or ground. However, reducing the threshold using this technique increases sensitivity to pin 1 carrier ripple and also results in more part to part threshold variation.

9.3.5 Output

The output at pin 8 is an N-channel FET switch to ground which is activated when the PLL is locked and the input tone is of sufficient amplitude to cause pin 1 to fall below $2/3 V_s$. Apart from the obvious current component due to the external pin 8 load resistor, no additional supply current is required to activate the switch. The ON-resistance of the switch is inversely proportional to supply; thus the *sat* voltage for a given output current increases at lower supplies.

9.4 Device Functional Modes

9.4.1 Operation as LM567

The LMC567 low power tone decoder can be operated at supply voltages of 2 V to 9 V and at input frequencies ranging from 1 Hz up to 500 kHz.

The LMC567 can be directly substituted in most LM567 applications with the following provisions:

- 1. Oscillator timing capacitor Ct must be halved to double the oscillator frequency relative to the input frequency (see *Oscillator*).
- 2. Filter capacitors C1 and C2 must be reduced by a factor of 8 to maintain the same filter time constants.
- 3. The output current demanded of pin 8 must be limited to the specified capability of the LMC567.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device in several popular use cases.

Any design variation can be supported by TI through schematic and layout reviews. Visit support.ti.com for additional design assistance. Also, join the audio amplifier discussion forum at e2e.ti.com.

10.2 Typical Application





10.2.1 Design Requirements

For this design example, use the parameters listed in Table 2.

| Table | 2. | Design | Param | eters |
|-------|----|--------|-------|-------|
|-------|----|--------|-------|-------|

| DESIGN PARAMETER | EXAMPLE VALUE |
|------------------------|---|
| Supply voltage | 2 V to 9 V |
| Input voltage | 20 mV _{RMS} to (V _{CC} + 0.5) |
| Input frequency | 1 Hz to 500 KHz |
| Output current maximum | 30 mA |



10.2.2 Detailed Design Procedure

10.2.2.1 Timing Components

As VCO frequency (F_{OSC}) runs at twice the frequency of the input tone, the desired input detection frequency can be defined by Equation 7:

$$F_{\rm INPUT} = 2 F_{\rm OSC}$$
(7)

The central frequency of the oscillator is set by timing capacitor and resistor. The timing capacitor value (C_T) must be set in order to calculate the timing resistor value (R_T). This is given by Equation 8:

$$R_{T} \approx \frac{1}{1.4 F_{OSC} C_{T}}$$
(8)

So, in order to found the required component values to set the detection frequency Equation 9:

$$R_{T} \approx \frac{1}{2.8 \, F_{\rm INPUT} C_{\rm T}} \tag{9}$$

This approximation is valid with lower frequencies; considerations must be taken when using higher frequencies. More information on this can be found in *Oscillator*.

10.2.2.2 Bandwidth

Detection bandwidth is represented as a percentage of F_{OSC} . It can be approximated as a function of $F_{OSC} \times C_2$ following the behavior indicated in Figure 4. More information on this can be found in *Loop Filter*.

10.2.2.3 Output Filter

The size of the output filter capacitor C_1 is a tradeoff between slew rate and carrier ripple. More information on this can be found in *Output Filter*.

10.2.2.4 Supply Decoupling

The decoupling of supply pin 4 becomes more critical at high supply voltages with high operating frequencies, requiring C4 to be placed as close as possible to pin 4.

10.2.3 Application Curve



Figure 9. Frequency Detection



11 Power Supply Recommendations

The LMC567 is designed to operate with an input power supply range between 2 V and 9 V. Therefore, the output voltage range of power supply must be within this range and well regulated. The current capability of upper power must not exceed the maximum current limit of the power switch. Because the operating frequency of the device could be very high for some applications, the decoupling of power supply becomes critical, so is required to place a proper decoupling capacitor as close as possible to VCC pin. Low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F, is typically used. This capacitor must be placed within 2 mm of the supply pin.

12 Layout

12.1 Layout Guidelines

The VCC pin of the LM567 must be decoupled to ground plane as the device can work with high switching speeds. The decoupling capacitor must be placed as close as possible to the device. Traces length for the timing and external filter components must be kept at minimum in order to avoid any possible interference from other close traces.

12.2 Layout Example







13 Device and Documentation Support

13.1 Device Support

13.1.1 Development Support

For development support, see the following:

support.ti.com

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



27-Oct-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| LMC567CMX/NOPB | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -25 to 100 | LMC 567CM | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

27-Oct-2016

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package | Package | Pins | ľ |
|-----------------------------|---------|---------|------|---|
| *All dimensions are nominal | | | | |

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LMC567CMX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

4-May-2017



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMC567CMX/NOPB | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated