











UCC28070



SLUS794F - NOVEMBER 2007 - REVISED APRIL 2016

# **UCC28070 Interleaving Continuous Conduction Mode PFC Controller**

#### **Features**

- Interleaved Average Current-Mode PWM Control With Inherent Current Matching
- Advanced Current Synthesizer Current Sensing for Superior Efficiency
- Highly-Linear Multiplier Output With Internal Quantized Voltage Feed-Forward Correction for Near-Unity PF
- Programmable Frequency from 30 kHz to 300 kHz
- Programmable Maximum Duty-Cycle Clamp
- Programmable Frequency-Dithering Rate and Magnitude for Enhanced EMI Reduction
  - Magnitude: 3 kHz to 30 kHz
  - Rate: Up to 30 kHz
- External-Clock Synchronization Capability
- Enhanced Load and Line Transient Response through Voltage Amplifier Output Slew-Rate Correction
- Programmable Peak Current Limiting
- Bias-Supply UVLO, Overvoltage Protection, Open-Loop Detection, and PFC-Enable Monitoring
- External PFC-Disable Interface
- Open-Circuit Protection on VSENSE and VINAC
- Programmable Soft-Start

# Applications

- High-Efficiency Server and Desktop Power Supplies
- **Telecom Rectifiers**
- White Goods and Industrial Equipment

# 3 Description

The UCC28070 is an advanced power factor correction (PFC) device that integrates two pulsewidth modulators (PWMs) operating 180° out of phase. This interleaved PWM operation generates substantial reduction in the input and output ripple currents, allowing the conducted-EMI filtering to become easier and less expensive. A significantly improved multiplier design provides a shared current reference to two independent current amplifiers that ensures matched average-current mode control in both PWM outputs while maintaining a stable, lowdistortion, sinusoidal input-line current.

The UCC28070 device contains multiple innovations including current synthesis and quantized voltage feed-forward to promote performance enhancements in PF, efficiency, THD, and transient response. Features including frequency dithering, synchronization, and slew rate enhancement further expand the potential performance enhancements.


The UCC28070 device also contains a variety of protection features including output-overvoltage detection. programmable peak-current undervoltage lockout, and open-loop protection.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC28070DW	SOIC (20)	12.80 mm × 7.50 mm
UCC28070DWR	SOIC (20)	12.80 mm × 7.50 mm
UCC28070PW	TSSOP (20)	6.50 mm × 4.40 mm
UCC28070PWG4	TSSOP (20)	6.50 mm × 4.40 mm
UCC28070PWR	TSSOP (20)	6.50 mm × 4.40 mm
UCC28070PWRG4	TSSOP (20)	6.50 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Application Diagram





#### **Table of Contents**

1	Features 1	7.4 Device Functional Modes	2
2	Applications 1	8 Application and Implementation	29
3	Description 1	8.1 Application Information	29
4	Revision History2	8.2 Typical Application	29
5	Pin Configuration and Functions	9 Power Supply Recommendations	37
6	Specifications4	10 Layout	38
•	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines	38
	6.2 ESD Ratings	10.2 Layout Example	38
	6.3 Recommended Operating Conditions 5	11 Device and Documentation Support	39
	6.4 Thermal Information5	11.1 Documentation Support	3
	6.5 Electrical Characteristics5	11.2 Community Resources	39
	6.6 Typical Characteristics9	11.3 Trademarks	3
7	Detailed Description 12	11.4 Electrostatic Discharge Caution	39
	7.1 Overview	11.5 Glossary	39
	7.2 Functional Block Diagram	12 Mechanical, Packaging, and Orderable	3(
	7.3 Feature Description	inormation	٥,

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision E (April 2011) to Revision F

**Page** 

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

# Changes from Revision D (June 2010) to Revision E

Page


Changed PWM switching frequency......6


#### Changes from Revision C (June 2009) to Revision D

Page



# 5 Pin Configuration and Functions





**Pin Functions** 

PIN	1	1/0	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
CAOA	12	0	Phase A Current Amplifier Output. Output of phase A transconductance current amplifier. Internally connected to the inverting input of phase A PWM comparator for trailing-edge modulation. Connect the current regulation loop compensation components between this pin and GND.					
CAOB	11	0	Phase B Current Amplifier Output. Output of phase B transconductance current amplifier. Internally connected to the inverting input of phase B PWM comparator for trailing-edge modulation. Connect the current regulation loop compensation components between this pin and GND.					
CDR	1	I	Dither Rate Capacitor. Frequency-dithering timing pin. An external capacitor to GND programs the rate of oscillator dither. Connect the CDR pin to the VREF pin to disable dithering.					
CSA	9	I	Phase A Current Sense Input. During the ON-time of GDA, CSA is internally connected to the inverting input of phase A current amplifier through the current synthesis stage.					
CSB	8	I	Phase B Current Sense Input. During the ON-time of GDB, CSB is internally connected to the inverting input of phase B current amplifier through the current synthesis stage.					
DMAX	20	I	Maximum Duty-Cycle Resistor. Maximum PWM duty-cycle programming pin. A resistor to GND sets the PWM maximum duty-cycle based on the ratio of $R_{\text{DMX}}$ / $R_{\text{RT}}$ .					
GDA	14	0	Phase A Gate Drive. This limited-current output is intended to connect to a separate gate-drive device suitable for driving the phase A switching component(s). The output voltage is typically clamped to 13.5 V.					
GDB	17	0	Phase B Gate Drive. This limited-current output is intended to connect to a separate gate-drive device suitable for driving the phase B switching component(s). The output voltage is typically clamped to 13.5 V.					
GND	16	I/O	Device Ground Reference. Connect all compensation and programming resistor and capacitor networks to this pin. Connect this pin to the system through a separate trace for high-current noise isolation.					
IMO	6	0	Multiplier Current Output. Connect a resistor between this pin and GND to set the multiplier gain.					
PKLMT	10	I	Peak Current Limit Programming. Connect a resistor-divider network between VREF and this pin to set the voltage threshold of the cycle-by-cycle peak current limiting comparators. Allows adjustment for desired $\Delta I_{LB}$ .					
RDM (SYNC)	2	I	Dither Magnitude Resistor. Frequency-dithering magnitude and external synchronization pin. An external resistor to GND programs the magnitude of oscillator frequency dither. When frequency dithering is disabled (CDR > 5 V), the internal master clock synchronizes to positive edges presented on the RDM pin. Connect RDM to GND when dithering is disabled and synchronization is not desired.					



## Pin Functions (continued)

PIN	l	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
RSYNTH	7	I	Current Synthesis Down-Slope Programming. Connect a resistor between this pin and GND to set the magnitude of the current synthesizer down-slope. Connecting RSYNTH to VREF disables current synthesis and connect CSA and CSB directly to their respective current amplifiers.
RT	19	-	Timing Resistor. Oscillator frequency programming pin. A resistor to GND sets the running frequency of the internal oscillator.
SS	18	I	Soft-Start and External Fault Interface. Connect a capacitor to GND on this pin to set the soft-start slew rate based on an internally-fixed, 10- $\mu$ A current source. The regulation reference voltage for VSENSE is clamped to V <sub>SS</sub> until V <sub>SS</sub> exceeds 3 V. Upon recovery from certain fault conditions, a 1-mA current source is present at the SS pin until the SS voltage equals the VSENSE voltage. Pulling the SS pin below 0.6 V immediately disables both GDA and GDB outputs.
VAO	3	0	Voltage Amplifier Output. Output of transconductance voltage error amplifier. Internally connected to the multiplier input and the zero-power comparator. Connect the voltage regulation loop compensation components between this pin and GND.
VCC	15	I	Bias Voltage Input. Connect a 0.1-μF ceramic bypass capacitor as close as possible to this pin and GND.
VINAC	5	I	Scaled AC Line Input Voltage. Internally connected to the multiplier and negative terminal of the current synthesis difference amplifier. Connect a resistor-divider network between V <sub>IN</sub> , VINAC, and GND identical to the PFC output divider network connected at VSENSE.
VREF	13	0	6-V Reference Voltage and Internal Bias Voltage. Connect a 0.1-μF ceramic bypass capacitor as close as possible to this pin and GND.
VSENSE	4	I	Output Voltage Sense. Internally connected to the inverting input of the transconductance voltage error amplifier in addition to the positive terminal of the current synthesis difference amplifier. Also connected to the OVP, PFC enable, and slew-rate comparators. Connect to PFC output with a resistor-divider network.

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
Supply voltage	VCC	22		V	
Supply current, I <sub>VCC</sub>		20		mA	
Gate drive current – continuous	GDA, GDB	±0.25		Α	
Gate drive current – pulsed	GDA, GDB	±0.75		Α	
	GDA, GDB	-0.5	$V_{CC} + 0.3$		
Voltage	DMAX, RDM, RT, CDR, VINAC, VSENSE, SS, VAO, IMO, CSA, CSB, CAOA, CAOB, PKLMT, VREF	-0.5	7	V	
Current	RT, DMAX, RDM, RSYNTH	-0.5		~ ^	
Current	VREF, VAO, CAOA, CAOB, IMO	10		mA	
Lead temperature (10 seconds)			260	°C	
Operating junction temperature, T <sub>J</sub>		-40	125	°C	
Storage temperature, T <sub>stg</sub>		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Floatrootatio diaabaraa	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	\/
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Input voltage (from a low-impedance source)	VCC	V <sub>UVLO</sub> + 1 V	21	V
	Load current	VREF		2	mA
	Input voltage range	VINAC	0	3	V
	Voltage range	IMO	0	3.3	V
$V_{PKLMT}$	Voltage range	CSA, CSB	0	3.6	V
R <sub>SYN</sub>	RSYNTH resistance		15	750	kΩ
R <sub>RDM</sub>	RDM resistance		30	330	kΩ

# 6.4 Thermal Information

		UCC		
	THERMAL METRIC <sup>(1)</sup>	SOIC (DW)	TSSOP (PW)	UNIT
		20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78.1	99.9	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	42.5	34.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46	50.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.5	1.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	45.5	50.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

$$\begin{split} T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}, \ T_{J} = T_{A}, \ V_{CC} = 12 \ \text{V}, \ \text{GND} = 0 \ \text{V}, \ R_{RT} = 75 \ \text{k}\Omega, \ R_{DMX} = 68.1 \ \text{k}\Omega, \ R_{RDM} = R_{SYN} = 100 \ \text{k}\Omega, \ C_{CDR} = 2.2 \ \text{nF}, \\ C_{SS} = C_{VREF} = 0.1 \ \mu\text{F}, \ C_{VCC} = 1 \ \mu\text{F}, \ I_{VREF} = 0 \ \text{mA} \ \text{(unless otherwise noted)} \end{split}$$

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS SUPE	PLY						
V <sub>CC(SHUNT)</sub>	V <sub>CC</sub> shunt voltage <sup>(1)</sup>		I <sub>VCC</sub> = 10 mA	23	25	27	V
		disabled	V <sub>VSENSE</sub> = 0 V		7		A
ı	Cupply ourrant	enabled	V <sub>VSENSE</sub> = 3 V (switching)		9	12	mA
I <sub>VCC</sub>	Supply current	11)/1 0	V <sub>CC</sub> = 7 V			200	μΑ
		UVLO	V <sub>CC</sub> = 9 V		4	6	mA
	UVLO turnon threshold UVLO hysteresis		Measured at VCC (rising)	9.8	10.2	10.6	V
$V_{UVLO}$			Measured at VCC (falling)		1		
	VREF enable threshold		Measured at VCC (rising)	7.5	8	8.5	V
LINEAR RE	EGULATOR			•			
		no load	I <sub>VREF</sub> = 0 mA	5.82	6	6.18	V
V <sub>VREF</sub>	Reference voltage	load rejection	Measured as the change in V <sub>VREF</sub> (I <sub>VREF</sub> = 0 mA and -2 mA)	-12		12	\/
VICE		line rejection	Measured as the change in $V_{VREF}$ ( $V_{CC}$ = 11 V and 20 V, $I_{VREF}$ = 0 $\mu$ A)	-12		12	mV

<sup>(1)</sup> Excessive VCC input voltage or current damages the device. This clamp does not protect the device from an unregulated supply. If an unregulated supply is used, TI recommends a series-connected fixed positive voltage regulator such as a UA78L15A. See Absolute Maximum Ratings for the limits on VCC voltage and current.



# **Electrical Characteristics (continued)**

 $T_{A}=-40^{\circ}C \text{ to } 125^{\circ}C, \ T_{J}=T_{A}, \ V_{CC}=12 \ V, \ GND=0 \ V, \ R_{RT}=75 \ k\Omega, \ R_{DMX}=68.1 \ k\Omega, \ R_{RDM}=R_{SYN}=100 \ k\Omega, \ C_{CDR}=2.2 \ nF, \ C_{SS}=C_{VREF}=0.1 \ \mu F, \ C_{VCC}=1 \ \mu F, \ I_{VREF}=0 \ mA \ (unless otherwise noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PFC ENA	BLE					
V <sub>EN</sub>	Enable threshold Enable hysteresis	Measured at VSENSE (rising)	0.65	0.75 0.15	0.85	V
EXTERNA	L PFC DISABLE			0.10		
	Disable threshold	Measured at SS (falling)	0.5	0.6		V
	Hysteresis	V <sub>VSENSE</sub> > 0.85 V	0.0	0.15		V
OSCILLAT	•	VOLNOL				
	Output phase shift	Measured between GDA and GDB	179	180	181	0
$V_{\mathrm{DMAX}}, \ V_{\mathrm{RT}}, \ \mathrm{and} \ V_{\mathrm{RDM}}$	Timing regulation voltages	Measured at DMAX, RT, and RDM	2.91	3	3.09	٧
	DWM quitabing fraquency	$R_{RT} = 75 \text{ k}\Omega, R_{DMX} = 68.1 \text{ k}\Omega,$ $V_{RDM} = 0 \text{ V}, V_{CDR} = 6 \text{ V}$	95	100	105	kHz
f <sub>PWM</sub>	PWM switching frequency	$R_{RT} = 24.9 \text{ k}\Omega, R_{DMX} = 22.6 \text{ k}\Omega, V_{RDM} = 0 \text{ V}, V_{CDR} = 6 \text{ V}$	270	290	330	KITZ
$D_{MAX}$	Duty-cycle clamp	$R_{RT} = 75 \text{ k}\Omega, R_{DMX} = 68.1 \text{ k}\Omega,$ $V_{RDM} = 0 \text{ V}, V_{CDR} = 6 \text{ V}$	92%	95%	98%	
	Minimum programmable OFF-time	$R_{RT} = 24.9 \text{ k}\Omega, R_{DMX} = 22.6 \text{ k}\Omega, V_{RDM} = 0 \text{ V}, V_{CDR} = 6 \text{ V}$	50	150	250	ns
	Frequency dithering magnitude	$R_{RDM}$ = 316 kΩ, $R_{RT}$ = 75 kΩ	2	3	4	1.11-
f <sub>DM</sub>	change in f <sub>PWM</sub>	$R_{RDM}$ = 31.6 kΩ, $R_{RT}$ = 24.9 kΩ	24	30	36	kHz
4	Frequency dithering rate of change	$C_{CDR}$ = 2.2 nF, $R_{RDM}$ = 100 k $\Omega$		3		kHz
f <sub>DR</sub>	in f <sub>PWM</sub>	$C_{CDR} = 0.3 \text{ nF}, R_{RDM} = 100 \text{ k}\Omega$		20		KIIZ
I <sub>CDR</sub>	Dither rate current	Measured at CDR (sink and source)		±10		μΑ
	Dither disable threshold	Measured at CDR (rising)		5	5.25	V
CLOCK S	YNCHRONIZATION					
$V_{CDR}$	SYNC enable threshold	Measured at CDR (rising)		5	5.25	V
	SYNC propagation delay	V <sub>CDR</sub> = 6 V, measured from RDM (rising) to GDx (rising)		50	100	ns
	SYNC threshold (rising)	V <sub>CDR</sub> = 6 V, measured at RDM		1.2	1.5	V
	SYNC threshold (falling)	V <sub>CDR</sub> = 6 V, measured at RDM	0.4	0.7		V
	SYNC pulses	Positive pulse width	0.2			μs
	Maximum duty cycle (2)				50%	
VOLTAGE	AMPLIFIER					
	VSENSE voltage	In regulation, T <sub>A</sub> = 25°C	2.97	3	3.03	V
	VSENSE voltage	In regulation	2.94	3	3.06	V
	VSENSE input bias current	In regulation		250	500	nA
	VAO high voltage	V <sub>VSENSE</sub> = 2.9 V	4.8	5	5.2	V
	VAO low voltage	V <sub>VSENSE</sub> = 3.1 V		0.05	0.50	V
9м∨	VAO transconductance	V <sub>VSENSE</sub> = 2.8 V to 3.2 V, V <sub>VAO</sub> = 3 V		70		μS
	VAO sink current, overdriven limit	$V_{VSENSE} = 3.5 \text{ V}, V_{VAO} = 3 \text{ V}$		30		μΑ
	VAO source current, overdriven	V <sub>VSENSE</sub> = 2.5 V, V <sub>VAO</sub> = 3 V, SS = 3 V		-30		μΑ
	VAO source current, overdriven limit + I <sub>SRC</sub>	V <sub>VSENSE</sub> = 2.5 V, V <sub>VAO</sub> = 3 V		-130		μΑ
	Slew-rate correction threshold	Measured as V <sub>VSENSE</sub> (falling) / V <sub>VSENSE</sub> (regulation)	92%	93%	95%	

<sup>(2)</sup> Due to the influence of the synchronization pulse width on the programmability of the maximum PWM switching duty cycle (D<sub>MAX</sub>), TI recommends minimizing the synchronization signal duty cycle.



# **Electrical Characteristics (continued)**

 $T_{A}=-40^{\circ}C \text{ to } 125^{\circ}C, \ T_{J}=T_{A}, \ V_{CC}=12 \ V, \ GND=0 \ V, \ R_{RT}=75 \ k\Omega, \ R_{DMX}=68.1 \ k\Omega, \ R_{RDM}=R_{SYN}=100 \ k\Omega, \ C_{CDR}=2.2 \ nF, \ C_{SS}=C_{VREF}=0.1 \ \mu F, \ C_{VCC}=1 \ \mu F, \ I_{VREF}=0 \ mA \ (unless otherwise noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Slew-rate correction hysteresis	Measured at VSENSE (rising)		3	9	mV
I <sub>SRC</sub>	Slew-rate correction current	Measured at VAO, in addition to VAO source current		-100		μΑ
	Slew-rate correction enable threshold	Measured at SS (rising)		4		V
	VAO discharge current	V <sub>VSENSE</sub> = 0.5 V, V <sub>VAO</sub> = 1 V		10		μA
SOFT-ST	ART					
I <sub>SS</sub>	SS source current	V <sub>VSENSE</sub> = 0.9 V, V <sub>SS</sub> = 1 V		-10		μA
	Adaptive source current	V <sub>VSENSE</sub> = 2 V, V <sub>SS</sub> = 1 V		-1.5	-2.5	mA
	Adaptive SS disable	Measured as V <sub>VSENSE</sub> – V <sub>SS</sub>	-30	0	30	mV
	SS sink current	V <sub>VSENSE</sub> = 0.5 V, V <sub>SS</sub> = 0.2 V	0.5	0.9		mA
OVERVO	DLTAGE				1	
V <sub>OVP</sub>	OVP threshold	Measured as V <sub>VSENSE</sub> (rising) / V <sub>VSENSE</sub> (regulation)	104%	106%	108%	
	OVP hysteresis	Measured at VSENSE (falling)		100		mV
	OVP propagation delay	Measured between VSENSE (rising) and GDx (falling)		0.2	0.3	μs
ZERO-P	OWER					
V <sub>ZPWR</sub>	Zero-power detect threshold	Measured at VAO (falling)	0.65	0.75		V
	Zero-power hysteresis			0.15		V
MULTIPL	JER					
	Gain constant	V <sub>VAO</sub> ≥ 1.5 V, T <sub>A</sub> = 25°C	16	17	18	
ı.		V <sub>VAO</sub> = 1.2 V, T <sub>A</sub> = 25°C	14.5	17	19.5	
K <sub>MULT</sub>		V <sub>VAO</sub> ≥ 1.5 V	15	17	19	μA
		V <sub>VAO</sub> = 1.2 V	13	17	21	
	Outside summed and	$V_{VINAC} = 0.9 V_{PK}, V_{VAO} = 0.8 V$	-0.2	0	0.2	
I <sub>IMO</sub>	Output current: zero	$V_{VINAC} = 0 V, V_{VAO} = 5 V$	-0.2	0	0.2	μA
QUANTI	ZED VOLTAGE FEED-FORWARD					
V <sub>LVL1</sub>	Level 1 threshold (3)	Measured at VINAC (rising)	0.6	0.7	0.8	V
$V_{LVL2}$	Level 2 threshold			1		V
$V_{LVL3}$	Level 3 threshold			1.2		V
$V_{LVL4}$	Level 4 threshold			1.4		V
$V_{LVL5}$	Level 5 threshold			1.65		V
V <sub>LVL6</sub>	Level 6 threshold			1.95		V
$V_{LVL7}$	Level 7 threshold			2.25		V
$V_{LVL8}$	Level 8 threshold			2.6		V
CURREN	IT AMPLIFIERS					
	CAOx high voltage		5.75	6		V
	CAOx low voltage				0.1	V
9мс	CAOx transconductance			100		μS
	CAOx sink current, overdriven			50		μΑ
	CAOx source current, overdriven			-50		μΑ
	Input common mode range		0		3.6	V
	Input offeet voltege	V <sub>RSYNTH</sub> = 6 V, T <sub>A</sub> = 25°C	-4	-8	-13	m\/
	Input offset voltage	V <sub>RSYNTH</sub> = 6 V	0	-8	-20	mV

<sup>(3)</sup> The Level 1 threshold represents the *zero-crossing detection* threshold above which V<sub>VINAC</sub> must rise to initiate a new input half-cycle, and below which V<sub>VINAC</sub> must fall to terminate that half-cycle.




# **Electrical Characteristics (continued)**

 $T_{A}=-40^{\circ}C \text{ to } 125^{\circ}C, \ T_{J}=T_{A}, \ V_{CC}=12 \ V, \ GND=0 \ V, \ R_{RT}=75 \ k\Omega, \ R_{DMX}=68.1 \ k\Omega, \ R_{RDM}=R_{SYN}=100 \ k\Omega, \ C_{CDR}=2.2 \ nF, \ C_{SS}=C_{VREF}=0.1 \ \mu F, \ C_{VCC}=1 \ \mu F, \ I_{VREF}=0 \ mA \ (unless otherwise noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input offset voltage		0	-8	-20	mV
	Phase mismatch	Measured as phase A input offset minus phase B input offset	-12	0	12	mV
	CAOx pulldown current	$V_{VSENSE} = 0.5 \text{ V}, V_{CAOx} = 0.2 \text{ V}$	0.5	0.9		mA
CURRENT	T SYNTHESIZER					
V	Degulation valtage	V <sub>VSENSE</sub> = 3 V, V <sub>VINAC</sub> = 0 V	2.91	3	3.09	V
V <sub>RSYNTH</sub>	Regulation voltage	V <sub>VSENSE</sub> = 3 V, V <sub>VINAC</sub> = 2.85 V	0.10	0.15	0.20	V
	Synthesizer disable threshold	Measured at RSYNTH (rising)		5	5.25	V
	VINAC input bias current			0.250	0.500	μΑ
PEAK CU	RRENT LIMIT					
	Peak current limit threshold	V <sub>PKLMT</sub> = 3.30 V, measured at CSx (rising)	3.27	3.3	3.33	V
	Peak current limit propagation delay	Measured between CSx (rising) and GDx (falling) edges		60	100	ns
PWM RAN	/IP				*	
$V_{RMP}$	PWM ramp amplitude		3.8	4	4.2	V
	PWM ramp offset voltage	$T_A = 25^{\circ}C, R_{RT} = 75 k\Omega$	0.65	0.7		V
	PWM ramp offset temperature coefficient			-2		mV/°C
GATE DR	IVE				*	
	GDA, GDB output voltage, high, clamped	V <sub>CC</sub> = 20 V, C <sub>LOAD</sub> = 1 nF	11.5	13	15	V
	GDA, GDB output voltage, high	C <sub>LOAD</sub> = 1 nF	10	10.5		V
	GDA, GDB output voltage, low	C <sub>LOAD</sub> = 1 nF		0.2	0.3	V
	Rise time GDx	1 V to 9 V, C <sub>LOAD</sub> = 1 nF		18	30	ns
	Fall time GDx	9 V to 1 V, C <sub>LOAD</sub> = 1 nF		12	25	ns
	GDA, GDB output voltage, UVLO	V <sub>CC</sub> = 0 V, I <sub>GDA</sub> , I <sub>GDB</sub> = 2.5 mA		0.7	2	V




# 6.6 Typical Characteristics




Copyright © 2007–2016, Texas Instruments Incorporated

Submit Documentation Feedback

# **ISTRUMENTS**










Figure 12. CAx Input Offset Voltage vs **Junction Temperature** 

Submit Documentation Feedback

Copyright © 2007-2016, Texas Instruments Incorporated

3.2 3.3 3.4 3.5



# **Typical Characteristics (continued)**




Figure 13. CA1 to CA2 Relative Offset vs Junction Temperature




Figure 14. CAx Input Offset Voltage vs Junction Temperature




Figure 15. CA1 to CA2 Relative Offset vs Junction Temperature




Figure 16. CAx Input Offset Voltage vs Junction Temperature




Figure 17. CA1 to CA2 Relative Offset vs Junction Temperature

Copyright © 2007–2016, Texas Instruments Incorporated

Submit Documentation Feedback



# 7 Detailed Description

#### 7.1 Overview


The UCC28070 power factor corrector IC controls two CCM (Continuous Conduction Mode) Boost PFC power stages operating 180° out of phase with each other. This interleaving action reduces the input and output ripple currents so that less EMI filtering is needed and allows operation at higher power levels than a non-interleaved solution.

The UCC28070 can operate over a wide range of frequencies, making it suitable for use with both MOSFET and IGBT power switches. Multiple UCC28070 controllers can be synchronized for use in higher power applications where more than two interleaved power stages are needed.

This device is especially suited to high-performance, high-power PFC applications where the use of Average Current Mode PWM control gives low THD.



# 7.2 Functional Block Diagram



Submit Documentation Feedback



#### 7.3 Feature Description

#### 7.3.1 Interleaving

One of the main benefits from the 180° interleaving of phases is significant reductions in the high-frequency ripple components of both the input current and the current into the output capacitor of the PFC preregulator. Compared to that of a single-phase PFC stage of equal power, the reduced ripple on the input current eases the burden of filtering conducted-EMI noise and helps reduce the EMI filter and  $C_{IN}$  sizes. Additionally, reduced high-frequency ripple current into the PFC output capacitor,  $C_{OUT}$ , helps to reduce its size and cost. Furthermore, with reduced ripple and average current in each phase, the boost inductor size can be smaller than in a single-phase design [1].

Ripple current reduction due to interleaving is often referred to as ripple cancellation, but strictly speaking, the peak-to-peak ripple is completely cancelled only at 50% duty-cycle in a 2-phase system. At duty-cycles other than 50%, ripple reduction occurs in the form of partial cancellation due to the superposition of the individual phase currents. Nevertheless, compared to the ripple currents of an equivalent single-phase PFC preregulator, those of a 2-phase interleaved design are extraordinarily smaller [1]. Independent of ripple cancellation, the frequency of the interleaved ripple, at both the input and output, is  $2 \times f_{PWM}$ .

On the input, 180° interleaving reduces the peak-to-peak ripple amplitude to ½ or less of the ripple amplitude of the equivalent single-phase current.

On the output, 180° interleaving reduces the rms value of the PFC-generated ripple current in the output capacitor by a factor of slightly more than  $\sqrt{2}$ , for PWM duty-cycles > 50%.

This can be seen in the following derivations, adapting the method by Erickson [2].

In a single-phase PFC preregulator, the total rms capacitor current contributed by the PFC stage at all duty-cycles can be shown to be approximated by:

$$i_{\text{CRMS1}_{\phi}} = \left(\frac{I_{\text{O}}}{\eta}\right) \sqrt{\left(\left(\frac{16 \times V_{\text{O}}}{3\pi \times V_{\text{M}}}\right) - \eta^{2}\right)}$$
(1)

In a dual-phase interleaved PFC preregulator, the total rms capacitor current contributed by the PFC stage for D > 50% can be shown to be approximated by:

$$i_{CRMS2\phi} = \left(\frac{I_O}{\eta}\right) \sqrt{\left(\frac{16 \times V_O}{6\pi \times V_M}\right) - \eta^2}$$
(2)

In these equations,  $I_O$  = average PFC output load current,  $V_O$  = average PFC output voltage,  $V_M$  = peak of the input ac-line voltage, and  $\eta$  = efficiency of the PFC stage at these conditions. It can be seen that the quantity under the radical for  $i_{Crms2\phi}$  is slightly smaller than ½ of that under the radical for  $i_{Crms1\phi}$ . The rms currents shown contain both the low-frequency and the high-frequency components of the PFC output current. Interleaving reduces the high-frequency component, but not the low-frequency component.



#### 7.3.2 Programming the PWM Frequency and Maximum Duty-Cycle Clamp

The PWM frequency and maximum duty-cycle clamps for both GDx outputs of the UCC28070 are set through the selection of the resistors connected to the RT and DMAX pins, respectively. The selection of the RT resistor  $(R_{RT})$  directly sets the PWM frequency  $(f_{PWM})$ .

$$R_{RT}(k\Omega) = \frac{7500}{f_{PWM}(kHz)}$$
(3)

Once R<sub>RT</sub> has been determined, the D<sub>MAX</sub> resistor (R<sub>DMX</sub>) may be derived.

$$R_{DMX} = R_{RT} \times (2 \times D_{MAX} - 1)$$

where

#### 7.3.3 Frequency Dithering (Magnitude and Rate)

Frequency dithering refers to modulating the switching frequency to achieve a reduction in conducted-EMI noise beyond the capability of the line filter alone. The UCC28070 implements a triangular modulation method which results in equal time spent at every point along the switching frequency range. This total range from minimum to maximum frequency is defined as the dither magnitude, and is centered around the nominal switching frequency  $f_{PWM}$  set with  $R_{RT}$ . For example, a dither magnitude of 20 kHz on a nominal  $f_{PWM}$  of 100 kHz results in a frequency range of 100 kHz ±10 kHz. Furthermore, the programmed duty-cycle clamp set by  $R_{DMX}$  remains constant at the programmed value across the entire range of the frequency dithering.

The rate at which  $f_{PWM}$  traverses from one extreme to the other and back again is defined as the dither rate. For example, a dither rate of 1 kHz would linearly modulate the nominal frequency from 110 kHz to 90 kHz to 110 kHz once every millisecond. A good initial design target for dither magnitude is  $\pm 10\%$  of  $f_{PWM}$ . Most boost components can tolerate such a spread in  $f_{PWM}$ . The designer can then iterate around there to find the best compromise between EMI reduction, component tolerances, and loop stability.

The desired dither magnitude is set by a resistor from the RDM pin to GND, of value calculated with Equation 5:

$$R_{RDM}(k\Omega) = \frac{937.5}{f_{DM}(kHz)}$$
(5)

Once the value of R<sub>RDM</sub> is determined, the desired dither rate may be set by a capacitor from the CDR pin to GND, of value calculated with Equation 6:

$$C_{CDR}(pF) = 66.7 \times \left(\frac{R_{RDM}(k\Omega)}{f_{DR}(kHz)}\right)$$
(6)

Frequency dithering may be fully disabled by forcing the CDR pin > 5 V or by connecting it to VREF (6 V) and connecting the RDM pin directly to GND. (If populated, the relatively high impedance of the RDM resistor may allow system switching noise to couple in and interfere with the controller timing functions if not bypassed with a low impedance path when dithering is disabled.)

If an external frequency source is used to synchronize f<sub>PWM</sub> and frequency dithering is desired, the external frequency source must provide the dither magnitude and rate functions as the internal dither circuitry is disabled to prevent undesired performance during synchronization. (See *External Clock Synchronization* for more details.)



#### 7.3.4 External Clock Synchronization

The UCC28070 has also been designed to be easily synchronized to almost any external frequency source. By disabling frequency dithering (pulling CDR > 5 V), the SYNC circuitry is enabled permitting the internal oscillator to be synchronized with pulses presented on the RDM pin. To ensure a precise 180° phase shift is maintained between the GDA and GDB outputs, the frequency ( $f_{SYNC}$ ) of the pulses presented at the RDM pin must be at twice the desired  $f_{PWM}$ . For example, if a 100-kHz switching frequency is desired, the  $f_{SYNC}$  should be 200 kHz.

$$f_{PWM} = \frac{f_{SYNC}}{2} \tag{7}$$

To ensure the internal oscillator does not interfere with the SYNC function,  $R_{RT}$  must be sized to set the internal oscillator frequency at least 10% below  $f_{SYNC}$ .

$$R_{RT}(k\Omega) = \frac{15000}{f_{SYNC}(kHz)} \times 1.1$$
(8)

It must be noted that the PWM modulator gain is reduced by a factor equivalent to the scaled  $R_{RT}$  due to a direct correlation between the PWM ramp current and  $R_{RT}$ . Adjustments to the current loop gains should be made accordingly.

It must also be noted that the maximum duty-cycle clamp programmability is affected during external synchronization. The internal timing circuitry responsible for setting the maximum duty cycle is initiated on the falling edge of the synchronization pulse. Therefore, the selection of  $R_{\text{DMX}}$  becomes dependent on the synchronization pulse width  $(t_{\text{SYNC}})$ .

$$D_{SYNC} = t_{SYNC} \times f_{SYNCFor use in R_{DMX}}$$
 equation immediately below. (9)

$$R_{DMX}(k\Omega) = \left(\frac{15000}{f_{SYNC}(kHz)}\right) \times \left(2 \times D_{MAX} - 1 - D_{SYNC}\right)$$
(10)

Consequently to minimize the impact of the  $t_{SYNC}$  it is clearly advantageous to use the smallest synchronization pulse width feasible.

#### **NOTE**

When external synchronization is used, a propagation delay of approximately 50 ns to 100 ns exists between internal timing circuits and the falling edge of the SYNC signal, which may result in reduced OFF-time at the highest of switching frequencies. Therefore,  $R_{\text{DMX}}$  should be adjusted downward slightly by  $(t_{\text{SYNC}}-0.1~\mu\text{s})$  /  $t_{\text{SYNC}}$  to compensate. At lower SYNC frequencies, this delay becomes an insignificant fraction of the PWM period, and can be neglected.

Product Folder Links: UCC28070

Copyright © 2007-2016, Texas Instruments Incorporated



#### 7.3.5 Multi-phase Operation

External synchronization also facilitates using more than 2 phases for interleaving. Multiple UCC28070s can easily be paralleled to add an even number of additional phases for higher-power applications. With appropriate phase-shifting of the synchronization signals, even more input and output ripple current cancellation can be obtained. (An odd number of phases can be accommodated if desired, but the ripple cancellation would not be optimal.) For 4-, 6-, or any 2 × n-phases (where n = the number of UCC28070 controllers), each controller should receive a SYNC signal which is 360/n degrees out of phase with each other. For a 4-phase application interleaving with two controllers, SYNC1 should be 180° out of phase with SYNC2 for optimal ripple cancellation. Similarly for a 6-phase system, SYNC1, SYNC2, and SYNC3 should be 120° out of phase with each other for optimal ripple cancellation.

In a multi-phase interleaved system, each current loop is independent and treated separately; however, there is only one common voltage loop. To maintain a single control loop, all VSENSE, VINAC, SS, IMO, and VAO signals are paralleled, respectively between the n controllers. Where current-source outputs are combined (SS, IMO, VAO), the calculated load impedances must be adjusted by 1/n to maintain the same performance as with a single controller.

Figure 18 illustrates the paralleling of two controllers for a 4-phase 90-degree-interleaved PFC system.

#### 7.3.6 VSENSE and VINAC Resistor Configuration

The primary purpose of the VSENSE input is to provide the voltage feedback from the output to the voltage control loop. Thus, a traditional resistor-divider network must be sized and connected between the output capacitor and the VSENSE pin to set the desired output voltage based on the 3-V regulation voltage on VSENSE.

A unique aspect of the UCC28070 is the need to place the same resistor-divider network on the  $V_{\text{IN}}$  side of the inductor to the VINAC pin. This provides the scaled input voltage monitoring needed for the linear multiplier and current synthesizer circuitry. It is not required that the actual resistance of the VINAC network be identical to the VSENSE network, but it is necessary that the attenuation ( $k_R$ ) of the two divider networks be equivalent for proper PFC operation.

$$k_{R} = \frac{R_{B}}{\left(R_{A} + R_{B}\right)} \tag{11}$$

In noisy environments, it may be beneficial for small filter capacitors to be applied to the VSENSE and VINAC inputs to avoid the destabilizing effects of excessive noise on these inputs. If applied, the RC time-constant should not exceed 100  $\mu$ s on the VSENSE input to avoid significant delay in the output transient response. The RC time-constant should also not exceed 100  $\mu$ s on the VINAC input to avoid degrading of the wave-shape zero-crossings. Usually, a time constant of 3 /  $f_{PWM}$  is adequate to filter out typical noise on VSENSE and VINAC. Some design and test iteration may be required to find the optimal amount of filtering required in a particular application.

#### 7.3.7 VSENSE and VINAC Open-Circuit Protection

Both the VSENSE and VINAC pins have been designed with an internal 250-nA current sink to ensure that in the event of an open circuit at either pin, the voltage is not left undefined, and the UCC28070 remains in a safe operating mode.






Figure 18. Simplified Four-Phase Application Diagram Using Two UCC28070 Devices

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated



#### 7.3.8 Current Synthesizer

One of the most prominent innovations in the UCC28070 design is the current synthesizer circuitry that synchronously monitors the instantaneous inductor current through a combination of ON-time sampling and OFF-time down-slope emulation.

During the ON-time of the GDA and GDB outputs, the inductor current is recorded at the CSA and CSB pins, respectively, through the current transformer network in each output phase. Meanwhile, the continuous monitoring of the input and output voltages through the VINAC and VSENSE pins permits the UCC28070 to internally recreate the down-slope of the inductor current during the respective OFF-time of each output. Through the selection of the RSYNTH resistor ( $R_{SYN}$ ), based on Equation 12, the internal response may be adjusted to accommodate the wide range of inductances expected across the wide array of applications.

During inrush surge events at power up and AC drop-out recovery,  $V_{VSENSE} < V_{VINAC}$ , the synthesized downslope becomes zero. In this case, the synthesized inductor current remains above the IMO reference and the current loop drives the duty cycle to zero. This avoids excessive stress on the MOSFETs during the surge event. Once  $V_{VINAC}$  falls below  $V_{VSENSE}$ , the duty cycle increases until steady-state operation resumes.




Figure 19. Downslope of the Inductor Current

$$R_{SYN}\left(k\Omega\right) = \frac{\left(10 \times N_{CT} \times L_{B}\left(\mu H\right) \times k_{R}\right)}{R_{S}\left(\Omega\right)}$$

where:

- L<sub>B</sub> = Nominal Zero-Bias Boost Inductance (μH)
- $R_S$  = Sense Resistor ( $\Omega$ )
- N<sub>CT</sub> = Current-sense Transformer turns ratio

•  $k_R = R_B / (R_A + R_B)$  = the resistor-divider attenuation at the VSENSE and VINAC pins (12)

Submit Documentation Feedback



#### 7.3.9 Programmable Peak Current Limit

The UCC28070 has been designed with a programmable cycle-by-cycle peak current limit dedicated to disabling either the GDA or GDB output whenever the corresponding current-sense input (CSA or CSB, respectively) rises above the voltage established on the PKLMT pin. Once an output has been disabled through the detection of peak current limit, the output remains disabled until the next clock cycle initiates a new PWM period. The programming range of the PKLMT voltage extends to upwards of 4 V to permit the full use of the 3-V average current sense signal range; however, note that the linearity of the current amplifiers begins to compress above 3.6 V.

A resistor-divider network from VREF to GND can easily program the peak current limit voltage on PKLMT, provided the total current out of VREF is less than 2 mA to avoid drooping of the 6-V VREF voltage. TI recommends a load of less than 0.5 mA, but if the resistance on PKLMT is very high, TI recommends a small filter capacitor on PKLMT to avoid operational problems in high-noise environments.




Figure 20. Externally Programmable Peak Current Limit

#### 7.3.10 Linear Multiplier and Quantized Voltage Feed Forward

The UCC28070 multiplier generates a reference current which represents the desired wave shape and proportional amplitude of the AC input current. This current is converted to a reference voltage signal by the  $R_{\text{IMO}}$  resistor which is scaled in value to match the voltage of the current-sense signals. The instantaneous multiplier current is dependent upon the rectified, scaled input voltage  $V_{\text{VINAC}}$  and the voltage-error amplifier output  $V_{\text{VAO}}$ .  $V_{\text{VINAC}}$  conveys three pieces of information to the multiplier:

- The overall wave-shape of the input voltage (typically sinusoidal)
- · The instantaneous input voltage magnitude at any point in the line cycle
- The rms level of the input voltage.

 $\ensuremath{V_{\text{VAO}}}$  represents the total output power of the PFC preregulator.

A major innovation in the UCC28070 multiplier architecture is the internal quantized  $V_{RMS}$  feed-forward ( $Q_{VFF}$ ) circuitry, which eliminates the requirement for external filtering of the VINAC signal and the subsequent slow response to transient line variations. A unique circuit algorithm detects the transition of the peak of  $V_{VINAC}$  through seven thresholds and generates an equivalent VFF level centered within the 8- $Q_{VFF}$  ranges. The boundaries of the ranges expand with increasing  $V_{IN}$  to maintain an approximately equal-percentage delta between levels. These 8- $Q_{VFF}$  levels are spaced to accommodate the full universal line range of 85 to 265  $V_{RMS}$ .



A great benefit of the  $Q_{VFF}$  architecture is that the fixed  $k_{VFF}$  factors eliminate any contribution to distortion of the multiplier output, unlike an externally-filtered VINAC signal which unavoidably contains 2nd-harmonic distortion components. Furthermore, the  $Q_{VFF}$  algorithm allows for rapid response to both increasing and decreasing changes in input rms voltage so that disturbances transmitted to the PFC output are minimized. 5% hysteresis in the level thresholds help avoid chattering between  $Q_{VFF}$  levels for  $V_{VINAC}$  voltage peaks near a particular threshold or containing mild ringing or distortion. The  $Q_{VFF}$  architecture requires that the input voltage be largely sinusoidal, and relies on detecting zero-crossings to adjust  $Q_{VFF}$  downward on decreasing input voltage. Zero-crossings are defined as  $V_{VINAC}$  falling below 0.7 V for at least 50 µs, typically.

Table 1 shows the relationship between the various  $V_{VINAC}$  peak voltages and the corresponding  $k_{VFF}$  terms for the multiplier equation.

Allayer and a series of the se							
LEVEL	V <sub>VINAC</sub> PEAK VOLTAGE	k <sub>VFF</sub> (V <sup>2</sup> )	V <sub>IN</sub> PEAK VOLTAGE <sup>(1)</sup>				
8	2.6 V ≤ V <sub>VINAC(pk)</sub>	3.857	>345 V				
7	2.25 V ≤ V <sub>VINAC(pk)</sub> < 2.6 V	2.922	300 V to 345 V				
6	1.95 V ≤ V <sub>VINAC(pk)</sub> < 2.25 V	2.199	260 V to 300 V				
5	1.65 V ≤ V <sub>VINAC(pk)</sub> < 1.95 V	1.604	220 V to 260 V				
4	1.4 V ≤ V <sub>VINAC(pk)</sub> < 1.65 V	1.156	187 V to 220 V				
3	$1.2 \text{ V} \le V_{\text{VINAC(pk)}} < 1.4 \text{ V}$	0.839	160 V to 187 V				
2	1 V ≤ V <sub>VINAC(pk)</sub> < 1.2 V	0.600	133 V to 160 V				
1	V <sub>VINAC(pk)</sub> ≤ 1 V	0.398	<133 V				

Table 1. V<sub>VINAC</sub> Peak Voltages

The multiplier output current I<sub>IMO</sub> for any line and load condition can thus be determined using Equation 13:

$$I_{IMO} = \frac{17 \ \mu A \times (V_{VINAC}) \times (V_{VAO} - 1)}{k_{VFF}}$$
(13)

Because the  $k_{VFF}$  value represents the scaled  $(V_{RMS})^2$  at the center of a level,  $V_{VAO}$  adjusts slightly upwards or downwards when  $V_{VINAC(pk)}$  is either lower or higher than the center of the  $Q_{VFF}$  voltage range to compensate for the difference. This is automatically accomplished by the voltage loop control when  $V_{IN}$  varies, both within a level and after a transition between levels.

The output of the voltage-error amplifier (V<sub>VAO</sub>) is clamped at 5 V, which represents the maximum PFC output power. This value is used to calculate the maximum reference current at the IMO pin, and sets a limit for the maximum input power allowed (and, as a consequence, limits maximum output power).

Unlike a continuous  $V_{FF}$  situation, where maximum input power is a fixed power at any  $V_{RMS}$  input, the discrete  $Q_{VFF}$  levels permit a variation in maximum input power within limited boundaries as the input  $V_{RMS}$  varies within each level.

The lowest maximum power limit occurs at the  $V_{VINAC}$  voltage of 0.76 V, while the highest maximum power limit occurs at the increasing threshold from level-1 to level-2. This pattern repeats at every level transition threshold, considering that decreasing thresholds are 95% of the increasing threshold values. Below  $V_{VINAC} = 0.76$  V,  $P_{IN}$  is always less than  $P_{IN(max)}$ , falling linearly to zero with decreasing input voltage.

For example, to design for the lowest maximum power allowable, determine the maximum steady-state (average) output power required of the PFC preregulator and add some additional percentage to account for line drop-out recovery power (to recharge  $C_{OUT}$  while full load power is drawn) such as 10% or 20% of  $P_{OUT(max)}$ . Then apply the expected efficiency factor to find the lowest maximum input power allowable:

$$P_{IN(max)} = \frac{1.1 \times P_{OUT(max)}}{\eta}$$
(14)

<sup>(1)</sup> The V<sub>IN</sub> peak voltage boundary values listed above are calculated based on a 400-V PFC output voltage and the use of a matched resistor-divider network (k<sub>R</sub> = 3 V / 400 V = 0.0075) on VINAC and VSENSE (as required for current synthesis). When V<sub>OUT</sub> is designed to be higher or lower than 400 V, k<sub>R</sub> = 3 V / V<sub>OUT</sub>, and the V<sub>IN</sub> peak voltage boundary values for each Q<sub>VFF</sub> level adjust to V<sub>VINAC(pk)</sub> / k<sub>R</sub>.



At the  $P_{IN(max)}$  design threshold,  $V_{VINAC}$  = 0.76 V, hence  $Q_{VFF}$  = 0.398 and input  $V_{AC}$  = 73  $V_{RMS}$  (accounting for 2-V bridge-rectifier drop) for a nominal 400-V output system.

$$I_{IN(rms)} = \frac{P_{IN(max)}}{73 V_{RMS}} \tag{15}$$

$$I_{\text{IN(pk)}} = 1.414 \times I_{\text{IN(rms)}} \tag{16}$$

This  $I_{IN(pk)}$  value represents the combined average current through the boost inductors at the peak of the line voltage. Each inductor current is detected and scaled by a current-sense transformer (CT). Assuming equal currents through each interleaved phase, the signal voltage at each current sense input pin (CSA and CSB) is developed across a sense resistor selected to generate approximately 3 V based on  $\frac{1}{2}I_{IN(pk)} \times R_S / N_{CT}$ , where  $R_S$  is the current sense resistor and  $N_{CT}$  is the CT turns-ratio.

 $I_{\text{IMO}}$  is then calculated at that same lowest maximum-power point, as:

$$I_{I_{MO(max)}} = 17 \ \mu A \times \frac{(0.76 \ V)(5 \ V - 1 \ V)}{0.398} = 130 \ \mu A \tag{17}$$

R<sub>IMO</sub> is selected such that:

$$R_{\text{IMO}} \times I_{\text{IMO(max)}} = \frac{1}{2} \times I_{\text{IN(pk)}} \times \frac{R_{\text{S}}}{N_{\text{CT}}}$$
(18)

Therefore:

$$R_{IMO} = \frac{\left(\frac{1}{2} \times I_{IN(pk)} \times R_{S}\right)}{\left(N_{CT} \times I_{IMO(max)}\right)}$$
(19)

At the increasing side of the level-1 to level-2 threshold, note that the IMO current would allow higher input currents at low-line:

$$I_{\text{IMO(L1-L2)}} = 17 \ \mu\text{A} \times \frac{(1 \ \text{V})(5 \ \text{V} - 1 \ \text{V})}{0.398} = 171 \ \mu\text{A} \tag{20}$$

However, this current may easily be limited by the programmable peak current limiting (PKLMT) feature of the UCC28070 if required by the power stage design.

The same procedure can be used to find the lowest and highest input power limits at each of the  $Q_{VFF}$  level transition thresholds. At higher line voltages, where the average current with inductor ripple is traditionally below the PKLMT threshold, the full variation of maximum input power is seen, but the input currents are inherently below the maximum acceptable current levels of the power stage.

The performance of the multiplier in the UCC28070 has been significantly enhanced when compared to previous generation PFC controllers, with high linearity and accuracy over most of the input ranges. The accuracy is at its worst as  $V_{VAO}$  approaches 1 V because the error of the  $(V_{VAO}-1)$  subtraction increases and begins to distort the IMO reference current to a greater degree.

#### 7.3.11 Enhanced Transient Response (VA Slew-Rate Correction)

Due to the low-voltage loop bandwidth required to maintain proper PFC and ignore the slight ripple at twice line frequency on the output, the response of ordinary controllers to input voltage and load transients are also slow. However, the  $Q_{VFF}$  function effectively handles the line transient response with the exception of any minor adjustments needed within a  $Q_{VFF}$  level. Load transients on the other hand can only be handled by the voltage loop; therefore, the UCC28070 has been designed to improve its transient response by pulling up on the output of the voltage amplifier ( $V_{VAO}$ ) with an additional 100  $\mu$ A of current in the event the voltage on VSENSE drops below 93% of regulation (2.79 V). During a soft-start cycle, when  $V_{VSENSE}$  is ramping up from the 0.75-V PFC Enable threshold, the 100- $\mu$ A correction current source is disabled to ensure the gradual and controlled ramping of output voltage and current during a soft start.



#### 7.3.12 Voltage Biasing (V<sub>CC</sub> and V<sub>VREF</sub>)

The UCC28070 operates within a  $V_{CC}$  bias supply range of 10 V to 21 V. An undervoltage lockout (UVLO) threshold prevents the PFC from activating until  $V_{CC} > 10.2$  V, and 1 V of hysteresis assures reliable start-up from a possibly low-compliance bias source. An internal 25-V Zener-like clamp on the VCC pin is intended only to protect the device from brief energy-limited surges from the bias supply, and should not be used as a regulator with a current-limited source.

At minimum, a 0.1- $\mu$ F ceramic bypass capacitor must be applied from VCC to GND close to the device pins to provide local filtering of the bias supply. Larger values may be required depending on  $I_{CC}$  peak current magnitudes and durations to minimize ripple voltage on VCC.

To provide a smooth transition out of UVLO and to make the 6-V voltage reference available as early as possible, the output from VREF is enabled when V<sub>CC</sub> exceeds 8 V typically.

The VREF circuitry is designed to provide the biasing of all internal control circuits and for limited use externally. At minimum, a 22-nF ceramic bypass capacitor must be applied from VREF to GND close to the device pins to ensure stability of the circuit. External load current on the VREF pin should be limited to less than 2 mA, or degraded regulation may result.

#### 7.3.13 PFC Enable and Disable

The UCC28070 contains two independent circuits dedicated to disabling the GDx outputs based on the biasing conditions of the VSENSE or SS pins. The first is a PFC Enable which monitors  $V_{VSENSE}$  and holds off soft-start and the overall PFC function until the output has pre-charged to approximately 25%. Prior to  $V_{VSENSE}$  reaching 0.75 V, almost all of the internal circuitry is disabled. Once  $V_{VSENSE}$  reaches 0.75 V and  $V_{VAO} < 0.75$  V, the oscillator, multiplier, and current synthesizer are enabled and the SS circuitry begins to ramp up the voltage on the SS pin. The second circuit provides an external interface to emulate an internal fault condition to disable the GDx output without fully disabling the voltage loop and multiplier. By externally pulling the SS pin below 0.6 V, the GDx outputs are immediately disabled and held low. Assuming no other fault conditions are present, normal PWM operation resumes when the external SS pulldown is released. The external pulldown must be sized large enough to override the internal 1.5-mA adaptive SS pullup once the SS voltage falls below the disable threshold. TI recommends using a MOSFET with less than 100- $\Omega$   $R_{DS(on)}$  resistance to ensure the SS pin is held adequately below the disable threshold.

#### 7.3.14 Adaptive Soft Start

To maintain a controlled power up, the UCC28070 has been designed with an adaptive soft-start function that overrides the internal reference voltage with a controlled voltage ramp during power up. On initial power up, once  $V_{VSENSE}$  exceeds the 0.75-V enable threshold ( $V_{EN}$ ), the internal pulldown on the SS pin is released, and the 1.5-mA adaptive soft-start current source is activated. This 1.5-mA pull-up almost immediately pulls the SS pin to 0.75 V ( $V_{VSENSE}$ ) to bypass the initial 25% of dead time during a traditional 0 V to Vregulation SS ramp. Once the SS pin has reached the voltage on VSENSE, the 10- $\mu$ A soft-start current ( $I_{SS}$ ) takes over. Thus, through the selection of the soft-start capacitor ( $I_{SS}$ ), the effective soft-start time ( $I_{SS}$ ) may be easily programmed based on Equation 21.

$$t_{SS} = C_{SS} \times \left(\frac{2.25 \text{ V}}{10 \text{ }\mu\text{A}}\right) \tag{21}$$

Often, a system restart is desired following a brief shut-down. In such a case, VSENSE may still have substantial voltage if  $V_{OUT}$  has not fully discharged or if high line has peak charged  $C_{OUT}$ . To eliminate the delay caused by charging  $C_{SS}$  from 0 V up to the precharged  $V_{VSENSE}$  with only the 10- $\mu$ A current source and minimize any further output voltage sag, the adaptive soft start uses a 1.5-mA current source to rapidly charge  $C_{SS}$  to  $V_{VSENSE}$ , after which time the 10- $\mu$ A source controls the  $V_{SS}$  rise at the desired soft-start ramp rate. In such a case,  $t_{SS}$  is estimated as follows:

$$t_{SS} = C_{SS} \times \left( \frac{3 \text{ V} - V_{VSENSE0}}{10 \text{ } \mu\text{A}} \right)$$

where

V<sub>VSENSE0</sub> is the voltage at VSENSE at the moment a soft start or restart is initiated

(22)



#### NOTE

For soft start to be effective and avoid overshoot on  $V_{OUT}$ , the SS ramp must be slower than the voltage-loop control response. Choose  $C_{SS} \ge C_{VZ}$  to ensure this.




Figure 21. Soft-Start Ramp Rate

#### 7.3.15 PFC Start-Up Hold Off

An additional feature designed into the UCC28070 is the *Start-Up Hold Off* logic that prevents the device from initiating a soft-start cycle until the VAO pin is below the zero-power threshold (0.75 V). This feature ensures that the SS cycle initiates from zero-power and zero duty-cycle while preventing the potential for any significant inrush currents due to stored charge in the VAO compensation network.

#### 7.3.16 Output Overvoltage Protection (OVP)

Because of the high voltage output and a limited design margin on the output capacitor, output overvoltage protection is essential for PFC circuits. The UCC28070 implements OVP through the continuous monitoring of  $V_{VSENSE}$ . In the event  $V_{VSENSE}$  rises above 106% of regulation (3.18 V), the GDx outputs are immediately disabled to prevent the output voltage from reaching excessive levels. Meanwhile the CAOx outputs are pulled low to ensure a controlled recovery starting from 0% duty-cycle after an OVP fault is released. Once  $V_{VSENSE}$  has dropped below 3.08 V, the PWM operation resumes normal operation.

#### 7.3.17 Zero-Power Detection

To prevent undesired performance under no-load and near no-load conditions, the UCC28070 zero-power detection comparator is designed to disable both GDA and GDB outputs in the event  $V_{VAO}$  voltage falls below 0.75 V. The 150 mV of hysteresis ensures that the outputs remain disabled until  $V_{VAO}$  has nearly risen back into the linear range of the multiplier ( $V_{VAO} \ge 0.9 \text{ V}$ ).

#### 7.3.18 Thermal Shutdown

To protect the power supplies from silicon failures at excessive temperatures, the UCC28070 has an internal temperature-sensing comparator that shuts down nearly all of the internal circuitry, and disables the GDA and GDB outputs, if the die temperature rises above 160°C. Once the die temperature falls below 140°C, the device brings the outputs up through a typical soft start.



#### 7.3.19 Current Loop Compensation

The UCC28070 incorporates two identical and independent transconductance-type current-error amplifiers (one for each phase) with which to control the shaping of the PFC input current waveform. The current-error amplifier (CA) forms the heart of the embedded current control loop of the boost PFC preregulator, and is compensated for loop stability using familiar principles [4, 5]. The output of the CA for phase-A is CAOA, and that for phase-B is CAOB. Because the design considerations are the same for both, they are collectively referred to as CAOx, where x is A or B.

In a boost PFC preregulator, the current control loop comprises the boost power plant stage, the current sensing circuitry, the wave-shape reference, the PWM stage, and the CA with compensation components. The CA compares the average boost inductor current sensed with the wave-shape reference from the multiplier stage and generates an output current proportional to the difference.

This CA output current flows through the impedance of the compensation network generating an output voltage,  $V_{CAO}$ , which is then compared with a periodic voltage ramp to generate the PWM signal necessary to achieve PFC.




Figure 22. Current Error Amplifier With Type II Compensation

For frequencies above boost LC resonance and below  $f_{PWM}$ , the small-signal model of the boost stage, which includes current sensing, can be simplified to:

$$\frac{\textbf{v}_{\text{RS}}}{\textbf{v}_{\text{CA}}} = \frac{\textbf{V}_{\text{OUT}} \times \frac{\textbf{R}_{\text{S}}}{\textbf{N}_{\text{CT}}}}{\Delta \textbf{V}_{\text{RMP}} \times \textbf{k}_{\text{SYNC}} \times \textbf{S} \times \textbf{L}_{\text{B}}}$$

#### where:

- L<sub>B</sub> = mid-value boost inductance
- R<sub>S</sub> = CT sense resistor
- N<sub>CT</sub> = CT turns ratio
- V<sub>OUT</sub> = average output voltage
- $\Delta V_{RMP} = 4 V_{pk-pk}$  amplitude of the PWM voltage ramp
- k<sub>SYNC</sub> = ramp reduction factor (if PWM frequency is synchronized to an external oscillator; k<sub>SYNC</sub> = 1, otherwise)
- s = Laplace complex variable

An  $R_{ZC}C_{ZC}$  network is introduced on CAOx to obtain high gain for the low-frequency content of the inductor current signal, but reduced flat gain above the zero frequency out to  $f_{PWM}$  to attenuate the high-frequency switching ripple content of the signal (thus averaging it).

The switching ripple voltage should be attenuated to less than 1/10 of the  $\Delta V_{RMP}$  amplitude so as to be considered negligible ripple.

Thus, CAOx gain at f<sub>PWM</sub> is:

$$g_{\text{mc}} \times Rzc \leq \frac{\frac{\Delta V_{\text{RMP}} \times k_{\text{SYNC}}}{10}}{\Delta I_{\text{LB}} \times \frac{R_{\text{S}}}{N_{\text{CT}}}}$$

where:

ΔI<sub>LB</sub> is the maximum peak-to-peak ripple current in the boost inductor

g<sub>mc</sub> is the transconductance of the CA, 100 μS

(24)



$$Rzc \le \frac{4 \text{ V} \times \text{N}_{\text{CT}}}{10 \times 100 \text{ } \mu\text{s} \times \Delta \text{I}_{\text{LB}} \times \text{R}_{\text{S}}}$$
(25)

The current-loop cross-over frequency is then found by equating the open loop gain to 1 and solving for f<sub>CXO</sub>:

$$f_{\text{CXO}} = \frac{V_{\text{OUT}} \times \frac{R_{\text{S}}}{N_{\text{CT}}}}{\Delta V_{\text{RMP}} \times k_{\text{SYNC}} \times 2\pi \times L_{\text{B}}} \times g_{\text{mc}} \times \text{Rzc}$$
(26)

 $C_{CZ}$  is then determined by setting  $f_{ZC} = f_{CXO} = 1$  /  $(2\pi R_{ZC} \times C_{ZC})$  and solving for  $C_{ZC}$ . At  $f_{ZC} = f_{CXO}$ , a phase margin of 45° is obtained at  $f_{CXO}$ . Greater phase margin may be had by placing  $f_{ZC} < f_{CXO}$ .

An additional high-frequency pole is generally added at  $f_{PWM}$  to further attenuate ripple and noise at  $f_{PWM}$  and higher. This is done by adding a small-value capacitor,  $C_{pc}$ , across the  $R_{zc}C_{zc}$ network.

$$Cpc = \frac{1}{2\pi \times f_{PWM} \times Rzc}$$
(27)

The procedure above is valid for fixed-value inductors.


#### **NOTE**

If a swinging-choke boost inductor (inductance decreases with increasing current) is used,  $f_{CXO}$  varies with inductance, so  $C_{ZC}$  should be determined at maximum inductance.

#### 7.3.20 Voltage Loop Compensation

The outer voltage control loop of the dual-phase PFC controller functions the same as with a single-phase controller, and compensation techniques for loop stability are standard [4]. The bandwidth of the voltage-loop must be considerably lower than the twice-line ripple frequency ( $f_{2LF}$ ) on the output capacitor to avoid distortion-causing correction to the output voltage. The output of the voltage-error amplifier ( $V_{VAO}$ ) is an input to the multiplier to adjust the input current amplitude relative to the required output power. Variations on VAO within the bandwidth of the current loops influences the wave-shape of the input current. Because the low-frequency ripple on  $C_{OUT}$  is a function of input power only, its peak-to-peak amplitude is the same at high-line as at low-line. Any response of the voltage-loop to this ripple has a greater distorting effect on high-line current than on low-line current. Therefore, the allowable percentage of 3rd-harmonic distortion on the input current contributed by VAO should be determined using high-line conditions.

Because the voltage-error amplifier (VA) is a transconductance type of amplifier, the impedance on its input has no bearing on the amplifier gain, which is determined solely by the product of its transconductance  $(g_{mv})$  with its output impedance  $(Z_{OV})$ . Thus, the VSENSE input divider-network values are determined separately based on criteria discussed in *VSENSE and VINAC Resistor Configuration*. Its output is the VAO pin.



Copyright © 2016, Texas Instruments Incorporated

Figure 23. Voltage Error Amplifier With Type II Compensation

The twice-line ripple voltage component of  $V_{VSENSE}$  must be sufficiently attenuated and phase-shifted at VAO to achieve the desired level of 3rd-harmonic distortion of the input current wave-shape [4]. For every 1% of 3rd-harmonic input distortion allowable, the small-signal gain  $G_{VEA} = V_{VAOpk} / v_{SENSEpk} = g_{mv} \times Z_{OV}$  at the twice-line frequency should allow no more than 2% ripple over the full  $V_{VAO}$  voltage range. In the UCC28070,  $V_{VAO}$  can range from 1 V at zero load power to ~4.2 V at full load power for a  $\Delta V_{VAO} = 3.2$  V, so 2% of 3.2 V is 64-mV peak ripple.



#### **NOTE**

Although the maximum  $V_{VAO}$  is clamped at 5 V, at full load  $V_{VAO}$  may vary around an approximate center point of 4.2 V to compensate for the effects of the quantized feed-forward voltage in the multiplier stage (see *Linear Multiplier and Quantized Voltage Feed Forward* for details). Therefore, 4.2 V is the proper voltage to use to represent maximum output power when performing voltage-loop gain calculations.

The output capacitor maximum low-frequency, zero-to-peak, ripple voltage is closely approximated by:

$$v_{\text{0pk}} = \frac{P_{\text{IN(avg)}} \times X_{\text{Cout}}}{V_{\text{OUT(avg)}}} = \frac{P_{\text{IN(avg)}}}{V_{\text{OUT(avg)}} \times 2\pi \times f_{\text{2LF}} \times C_{\text{OUT}}}$$

where:

- P<sub>IN(avg)</sub> is the total maximum input power of the interleaved-PFC preregulator
- V<sub>OUT(avg)</sub> is the average output voltage

 $V_{SENSEpk} = V_{opk} \times k_{R}$ 

where

• k<sub>R</sub> is the gain of the resistor-divider network on VSENSE (29)

Thus, for  $k_{3rd}$ , the percentage of allowable 3rd-harmonic distortion on the input current attributable to the VAO ripple,

$$Z_{\text{OV}(f_{2LF})} = \frac{k_{\text{3rd}} \times 64 \text{ mV} \times V_{\text{OUT}(\text{avg})} \times 2\pi \times f_{2LF} \times C_{\text{OUT}}}{g_{\text{mv}} \times k_{\text{R}} \times P_{\text{IN}(\text{avg})}}$$
(30)

This impedance on VAO is set by a capacitor ( $C_{PV}$ ), where  $C_{PV} = 1 / (2\pi f_{2LF} \times Z_{OV}(f_{2LF}))$ ; therefore:

$$Cpv = \frac{g_{mv} \times k_R \times P_{IN(avg)}}{k_{3rd} \times 64 \text{ mV} \times V_{OUT(avg)} \times (2\pi \times f_{2LF})^2 \times C_{OUT}}$$
(31)

The voltage-loop unity-gain cross-over frequency ( $f_{VXO}$ ) may now be solved by setting the open-loop gain equal to 1:

$$Tv(f_{VXO}) = G_{BST} \times G_{VEA} \times k_{R} = \left(\frac{P_{IN(avg)} \times X_{Cout}}{\Delta V_{VAO} \times V_{OUT(avg)}}\right) \times \left(g_{mv} \times X_{Cpv}\right) \times k_{R} = 1$$
(32)

$$f_{VXO}^{2} = \frac{g_{mv} \times k_{R} \times P_{IN(avg)}}{\Delta V_{VAO} \times V_{OUT(avg)} \times (2\pi)^{2} \times Cpv \times C_{OUT}}$$
(33)

The zero-resistor ( $R_{ZV}$ ) from the zero-placement network of the compensation may now be calculated. Together with  $C_{PV}$ ,  $R_{ZV}$  sets a pole right at  $f_{VXO}$  to obtain 45° phase margin at the cross-over.

$$Rzv = \frac{1}{2\pi \times f_{VXO} \times Cpv}$$
(34)

Finally, a zero is placed at or below  $f_{VXO}$  / 6 with capacitor  $C_{ZV}$  to provide high gain at DC but with a breakpoint far enough below  $f_{VXO}$  so as not to significantly reduce the phase margin. Choosing  $f_{VXO}$  / 10 allows one to approximate the parallel combination value of  $C_{ZV}$  and  $C_{PV}$  as  $C_{ZV}$ , and solve for  $C_{ZV}$  simply as:

$$Czv = \frac{10}{2\pi \times f_{VXO} \times Rzv} \approx 10 \times Cpv$$
(35)

By using a spreadsheet or math program,  $C_{ZV}$ ,  $R_{ZV}$ , and  $C_{PV}$  may be manipulated to observe their effects on  $f_{VXO}$  and phase margin and the percentage contribution to 3rd-harmonic distortion. Also, phase margin may be checked as  $P_{IN(avg)}$  level and system parameter tolerances vary.

Submit Documentation Feedback



#### **NOTE**

The percent of 3rd-harmonic distortion calculated in this section represents the contribution from the  $f_{2LF}$  voltage ripple on  $C_{OUT}$  only. Other sources of distortion, such as the current-sense transformer, the current synthesizer stage, even distorted  $V_{IN}$ , and so on, can contribute additional 3rd and higher order harmonic distortion.

#### 7.4 Device Functional Modes

The UCC28070 operates in Average Current Mode. This eliminates the peak-to-average current error inherent in the peak current mode control method and gives lower THD and harmonics on the current drawn from the line. It does not require slope compensation and has better noise immunity than the peak current control method.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The UCC28070 is a switch-mode controller used in interleaved boost converters for power factor correction. The UCC28070 requires few external components to operate as an active PFC preregulator. It operates at a fixed frequency in continuous conduction mode. The operating switching frequency can be programmed from 30 kHz to 300 kHz by a single resistor from the RT pin to ground. The magnitude and rate of optional frequency dithering may also be controlled easily. The internal 5-V reference voltage provides for accurate output voltage regulation over the typical world-wide 85-VAC to 265-VAC mains input range from zero to full output load. The reference may also be used to set a peak current limit. Regulation is accomplished in two loops. The inner current loop shapes the average input current to match the sinusoidal input voltage under continuous inductor current conditions. A single multiplier output is shared between the two current amplifiers to ensure close matching of the currents in the two phases. A Zero Power detector disables both the GDA and GDB outputs under light-load conditions.

# 8.2 Typical Application




Figure 24. Typical Application Diagram



# **Typical Application (continued)**

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

**Table 2. Design Parameters** 

	DESIGN PARAMETER	MIN	TYP	MAX	UNIT
$V_{AC}$	Input voltage	85		265	V
V <sub>OUT</sub>	Output voltage		390		V
f <sub>LINE</sub>	Line frequency	47		63	Hz
f <sub>SW</sub>	Switching frequency		200		kHz
P <sub>OUT</sub>	Output power		300		W
η	Full load efficiency	90%			

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Current Calculation

The first step is to determine the maximum load current on the output.

$$I_{o} = \frac{P_{o}}{V_{o}} = \frac{300W}{385V} = 0.78A \tag{36}$$

#### 8.2.2.2 Bridge Rectifier

The maximum RMS input-line current is given by Equation 37:

$$I_{\text{line\_max}} = \frac{P_o}{\eta V_{\text{AC\_min}}} = \frac{300 \text{W}}{98\%(85 \text{V})} = 3.6 \text{Arms}$$
(37)

The peak input current is given by Equation 38:

$$I_{\text{in\_pk}} = \sqrt{2} \times I_{\text{line\_max}} = \sqrt{2} \times 3.6 \text{A} = 5.1 \text{A}$$
 (38)

The maximum average rectified line current is given by Equation 39:

$$I_{\text{in\_avg\_max}} = \frac{2\sqrt{2}}{\pi} \times I_{\text{line\_max}} = \frac{2\sqrt{2}}{\pi} \times 3.6A = 3.25A$$
 (39)

A typical bridge rectifier has a forward voltage drop  $V_F$  of 0.95 V. The power loss in the rectifier bridge can be calculated by Equation 40:

$$P_{BR\_max} = 2 \times V_F \times I_{in\_avg\_max} = 2 \times 0.95 V \times 3.25 A = 6.2 W$$
(40)

The bridge rectifier must be rated to carry the full line current. The voltage rating of the bridge should be at least 600 V. The bridge rectifier also carries the full inrush current as the bulk capacitor C<sub>OUT</sub> charges when line is connected.



#### 8.2.2.3 PFC Inductor ( $L_1$ and $L_2$ )

The selection of the PFC inductor value may be based on a number of different considerations. Cost, core size, EMI filter, and inductor ripple current are some of the factors that have an influence. For this design we choose the inductor so that at the minimum input voltage the peak to peak ripple ( $\Delta I_L$ ) has the same amplitude as the peak of line current in each phase. The line current flows equally in the two phases so  $\Delta I_I$  is half  $I_{in\_pk}$  calculated in Equation 38. The inductor is calculated by Equation 41.

$$L_{1} = \frac{V_{OUT} \times D(1-D)}{f_{sw} \times \Delta I_{L}} = \frac{385V \times 0.7(1-0.7)}{200kHz \times \frac{5.1A}{2}} \approx 160\mu H$$

where

- V<sub>OUT</sub> is the PFC stage output voltage
- f<sub>SW</sub> is the switching frequency
- ΔI<sub>L</sub> is the allowed peak-to-peak ripple current.

D is the PFC stage duty cycle at 120 V<sub>IN</sub> (peak of 85 Vrms line) and is given by Equation 42:

$$D = 1 - \frac{V_{IN}}{V_{OUT}} \tag{42}$$

The peak current in each boost inductor is then:

$$I_{L_pk} = \frac{I_{in_pk}}{2} + \frac{\Delta I_L}{2} = \frac{5.1A}{2} + \frac{5.1A}{4} = 3.8A$$
(43)

The inductor specifications are:

Inductance: 160 μH

Current: 4 A

#### 8.2.2.4 PFC MOSFETs ( $M_1$ and $M_2$ )

The main specifications for the PFC MOSFETs are:

- B<sub>VDSS</sub>, drain source breakdown voltage: ≥650 V
- R<sub>DS(on)</sub>, ON-state drain source resistance: 520 mΩ at 25°C, estimate 1 Ω at 125°C
- C<sub>DSS</sub>, output capacitance: 32 pF
- tr, devise rise time: 12 ns
- · tf, device fall time: 16 ns

The losses in the device are calculated by Equation 44 and Equation 45. These calculations are approximations because the losses are dependent on parameters which are not well controlled. For example, the  $R_{DS(on)}$  of a MOSFET can vary by a factor of 2 from 25°C to 125°C. Therefore several iterations may be needed to choose an optimum device for an application different than the one discussed.

Each phase carries half the load power so the conduction losses are estimated by:

$$P_{M\_cond} = \left(\frac{0.5 \times P_o}{\sqrt{2} \times V_{IN(min)}} \times \sqrt{2 - \frac{16}{3\pi} \times \frac{\sqrt{2} \times V_{IN(min)}}{V_{OUT}}}\right)^2 \times R_{DS(on)} = \left(\frac{150W}{\sqrt{2} \times 85V} \times \sqrt{2 - \frac{16}{3\pi} \times \frac{\sqrt{2} \times 85V}{385V}}\right)^2 \times 1.0 = 2.25W$$
(44)

The switching losses in each MOSFET are estimated by:

$$P_{M\_sw} = \frac{1}{2} \times f_{SW} \left( V_o \times \frac{I_{line\_max}}{2} \times (t_r + t_f) + C_{oss} \times V_o^2 \right) = \frac{1}{2} \times 200 \text{kHz} \left( 385 \text{V} \times \frac{3.6 \text{A}}{2} \times (12 \text{ns} + 16 \text{ns}) + 32 \text{pF} \times 385 \text{V}^2 \right) = 2.4 \text{W}$$

$$(45)$$

The total losses in each MOSFET are then:

$$P_{M} = P_{M\_cond} + P_{M\_sw} = 2.25W + 2.4W = 4.9W$$
(46)



#### 8.2.2.5 PFC Diode

Reverse recovery losses can be significant in a CCM boost converter. A Silicon Carbide Diode is chosen here because it has no reverse recovery charge  $(Q_{RR})$  and therefore zero reverse recovery losses.

$$P_{D} = V_{f} \times \frac{I_{OUT}}{2} = 1.5V \times \frac{0.78A}{2} = 580 \text{mW}$$
 (47)

#### 8.2.2.6 PFC Output Capacitor

The value of the output capacitor is governed by the required hold-up time and the allowable ripple on the output.

The hold-up time depends on the load current and the minimum acceptable voltage at the output.

The value of the output capacitor must be large enough to provide the required hold-up time and keep the ripple voltage at twice line frequency within acceptable limits. Normally a capacitance value of about 0.6 µF per Watt of output power is a reasonable compromise where hold-up time is not significant. At 300 W this would indicate a capacitance of about 200 µF.

The low frequency (at twice line frequency) rms voltage ripple on V<sub>OUT</sub> is given by Equation 48:

$$V_{o\_ripple} = \frac{1}{2\sqrt{2}} \times \frac{I_{o}}{2\pi \times f_{line} \times C_{o}} = \frac{1}{2\sqrt{2}} \times \frac{0.78A}{2\pi \times 50 \text{Hz} \times 200 \mu \text{F}} = 4.4 \text{Vrms}$$
(48)

The resulting low frequency current in the capacitor is:

$$I_{o\_ripple} = 2\pi \times f_{lf} \times C_o \times V_{o\_ripple} = 4\pi \times 100 Hz \times 200 \mu F \times 4.4 V = 1.1 Arms$$
(49)

# 8.2.2.7 Current Loop Feedback Configuration (Sizing of the Current Transformer Turns Ratio and Sense Resistor (R<sub>S</sub>)

A current-sense transformer (CT) is typically used in high-power applications to sense inductor current in order to avoid the losses inherent in the use of a current sensing resistor. For average current-mode control, the entire inductor current waveform is required; however low-frequency CTs are obviously impracticable. Normally, two high-frequency CTs are used, one in the switching leg to obtain the up-slope current and one in the diode leg to obtain the down-slope current. These two current signals are summed together to form the entire inductor current, but this is not necessary with the UCC28070.

A major advantage of the UCC28070 design is the current synthesis function, which internally recreates the inductor current down-slope during the switching period OFF-time. This eliminates the need for the diode-leg CT in each phase, significantly reducing space, cost and complexity. A single resistor programs the synthesizer down slope, as previously discussed in the Current Synthesizer section.

A number of trade-offs must be made in the selection of the CT. Various internal and external factors influence the size, cost, performance, and distortion contribution of the CT.

These factors include, but are not limited to:

- Turns-ratio (N<sub>CT</sub>)
- Magnetizing inductance (L<sub>M</sub>)
- Leakage inductance (L<sub>I K</sub>)
- Volt-microsecond product (Vµs)
- Distributed capacitance (C<sub>d</sub>)
- Series resistance (R<sub>SER</sub>)
- External diode drop (V<sub>D</sub>)
- External current sense resistor (R<sub>s</sub>)
- External reset network

Traditionally, the turns-ratio and the current sense resistor are selected first. Some iterations may be needed to refine the selection once the other considerations are included.

In general,  $50 \le N_{CT} \le 200$  is a reasonable range from which to choose. If  $N_{CT}$  is too low, there may be high power loss in  $R_S$  and insufficient  $L_M$ . If too high, there could be excessive  $L_{LK}$  and  $C_d$ . (A one-turn primary winding is assumed.)






Figure 25. Current Sense Transformer Equivalent Circuit

A major contributor to distortion of the input current is the effect of magnetizing current on the CT output signal ( $i_{RS}$ ). A higher turns-ratio results in a higher  $L_M$  for a given core size.  $L_M$  should be high enough that the magnetizing current ( $i_M$ ) generated is a very small percentage of the total transformed current. This is an impossible criterion to maintain over the entire current range, because  $i_M$  unavoidably becomes a larger fraction of  $i_{RS}$  as the input current decreases toward zero. The effect of  $i_M$  is to *steal* some of the signal current away from  $R_S$ , reducing the CSx voltage and effectively understating the actual current being sensed. At low currents, this understatement can be significant and CAOx increases the current-loop duty-cycle in an attempt to correct the CSx input(s) to match the IMO reference voltage. This unwanted correction results in overstated current on the input wave shape in the regions where the CT understatement is significant, such as near the AC line zero crossings. It can affect the entire waveform to some degree under the high line, light-load conditions.

The sense resistor  $R_S$  is chosen, in conjunction with  $N_{CT}$ , to establish the sense voltage at CSx to be about 3 V at the center of the reflected inductor ripple current under maximum load. The goal is to maximize the average signal within the common-mode input range  $V_{CMCAO}$  of the CAOx current-error amplifiers, while leaving room for the peaks of the ripple current within  $V_{CMCAO}$ . The design condition should be at the lowest maximum input power limit as determined in the section on the *Linear Multiplier and Quantized Voltage Feed Forward*. If the inductor ripple current is so high as to cause  $V_{CSx}$  to exceed  $V_{CMCAO}$ , then  $R_S$  or  $N_{CT}$  or both must be adjusted to reduce peak  $V_{CSx}$ , which could reduce the average sense voltage center below 3 V. There is nothing wrong with this situation; but be aware that the signal is more compressed between full- and no-load, with potentially more distortion at light loads.

The matter of volt-second balancing is important, especially with the widely varying duty-cycles in the PFC stage. Ideally, the CT is reset once each switching period; that is, the OFF-time V $\mu$ s product equals the ON-time V $\mu$ s product. On-time V $\mu$ s is the time-integral of the voltage across  $L_M$  generated by the series elements  $R_{SER}$ ,  $L_{LK}$ , D, and  $R_S$ . Off-time V $\mu$ s is the time-integral of the voltage across the reset network during the OFF-time. With passive reset, V $\mu$ s-off is unlikely to exceed V $\mu$ s-on. Sustained unbalance in the on or off V $\mu$ s products leads to core saturation and a total loss of the current-sense signal. Loss of  $V_{CSx}$  causes  $V_{CAOx}$  to quickly rise to its maximum, programming a maximum duty-cycle at any line condition. This, in turn causes the boost inductor current to increase without control, until the system fuse or some component failure interrupts the input current.

It is vital that the CT has plenty of Vµs design-margin to accommodate various special situations where there may be several consecutive maximum duty-cycle periods at maximum input current, such as during peak current limiting.

Maximum Vus(on) can be estimated by:

$$V_{\mu(\text{on})\text{max}} = t_{\text{ON(max)}} \times \left(V_{\text{RS}} + V_{\text{D}} + V_{\text{RSER}} + V_{\text{LK}}\right)$$

where

· all factors are maximized to account for worst-case transient conditions

t<sub>ON(max)</sub> occurs during the lowest dither frequency, if frequency dithering is enabled

Product Folder Links: UCC28070

(50)



For design margin, a CT rating of approximately  $5 \times V\mu s(on) max$  or higher is suggested. The contribution of  $V_{RS}$  varies directly with the line current. However,  $V_D$  may have a significant voltage even at near-zero current, so substantial  $V\mu s(on)$  may accrue at the zero-crossings where the duty-cycle is maximum.  $V_{RSER}$  is the least contributor, and often can be neglected if  $R_{SER} < R_S$ .  $V_{LK}$  is developed by the di/dt of the sensed current, and is not observable externally. However, its impact is considerable, given the sub-microsecond rise-time of the current signal plus the slope of the inductor current. Fortunately, most of the built-up  $V\mu s$  across  $L_M$  during the ON-time is removed during the fall-time at the end of the duty-cycle, leaving a lower net  $V\mu s(on)$  to be reset during the OFF-time. Nevertheless, the CT must, at the very minimum, be capable of sustaining the full internal  $V\mu s(on) max$  built up until the moment of turn-off within a switching period.

Vµs(off) may be generated with a resistor or Zener diode, using the i<sub>M</sub> as bias current.




Figure 26. Possible Reset Networks

To accommodate various CT circuit designs and prevent the potentially destructive result due to CT saturation, the UCC28070's maximum duty-cycle must be programmed such that the resulting minimum OFF-time accomplishes the required worst-case reset. (See the PWM Frequency and Duty-Cycle Clamp section of the data sheet for more information on sizing  $R_{DMX}$ ) Be aware that excessive  $C_d$  in the CT can interfere with effective resetting, because the maximum reset voltage is not reached until after 1/4-period of the CT self-resonant frequency. A higher turns-ratio results in higher  $C_d$  [3], so a trade-off between  $N_{CT}$  and  $D_{MAX}$  must be made.

The selected turns-ratio also affects  $L_M$  and  $L_{LK}$ , which vary proportionally to the square of the turns. Higher  $L_M$  is good, while higher  $L_{LK}$  is not. If the voltage across  $L_M$  during the ON-time is assumed to be constant (which it is not, but close enough to simplify) then the magnetizing current is an increasing ramp.

This upward ramping current subtracts from  $i_{RS}$ , which affects  $V_{CSx}$  especially heavily at the zero-crossings and light loads, as stated earlier. With a reduced peak at  $V_{CSx}$ , the current synthesizer starts the down-slope at a lower voltage, further reducing the average signal to CAOx and further increasing the distortion under these conditions. If low input current distortion at very light loads is required, special mitigation methods may need to be developed to accomplish that goal.



## 8.2.2.8 Current Sense Offset and PWM Ramp for Improved Noise Immunity

To improve noise immunity at extremely light loads, TI recommends adding a PWM ramp with a DC offset to the current sense signals. Electrical components  $R_{TA}$ ,  $R_{TB}$ ,  $R_{OA}$ ,  $R_{OB}$ ,  $C_{TA}$ ,  $C_{TB}$ ,  $D_{PA1}$ ,  $D_{PA2}$ ,  $D_{PB1}$ ,  $D_{PB1}$   $C_{TA}$ , and  $C_{TB}$  form a PWM ramp that is activated and deactivated by the gate drive outputs of the UCC28070. Resistor  $R_{OA}$  and  $R_{OB}$  add a DC offset to the CS resistors ( $R_{SA}$  and  $R_{SB}$ ).




Figure 27. PWM Ramp and Offset Circuit

When the inductor current becomes discontinuous the boost inductors ring with the parasitic capacitances in the boost stages. This inductor current rings through the CTs causing a false current sense signal. Please refer to the following graphical representation of what the current sense signal looks like when the inductor current goes discontinuous.

#### **NOTE**

The inductor current and RS may vary from this graphical representation depending on how much inductor ringing is in the design when the unit goes discontinuous.




Figure 28. False Current Sense Signal

To counter for the offset ( $V_{OFF}$ ) just requires adjusting resistors  $R_{OA}$  and  $R_{OB}$  to ensure that when the unit goes discontinuous the current sense resistor is not seeing a positive current when it should be zero. Setting the offset to 120 mV is a good starting point and may need to be adjusted based on individual design criteria.

$$R_{SA} = R_{SB} \tag{51}$$

$$R_{OA} = R_{OB} = \frac{\left(V_{VCC} - V_{OFF}\right) \times R_{SA}}{V_{OFF}}$$
(52)

A small PWM ramp that is equal to 10% of the maximum current sense signal (V<sub>S</sub>) less the offset can then be added by properly selecting  $R_{TA},\,R_{TB},\,C_{TA}$  and  $C_{TB}.$ 

$$R_{TA} = R_{TB} = \frac{\left(V_{VCC} - (V_S \times 0.1 - V_{OFF}) + V_{DA2}\right) \times R_{SA}}{V_S \times 0.1 - V_{OFF}}$$


$$C_{TA} = C_{TB} = \frac{1}{R_{TA} \times f_S \times 3}$$
(53)

$$C_{TA} = C_{TB} = \frac{1}{R_{TA} \times f_S \times 3}$$
(54)

Submit Documentation Feedback



### 8.2.3 Application Curves



### 9 Power Supply Recommendations

The UCC28070 should be operated from a  $V_{CC}$  rail which is within the limits given in *Recommended Operating Conditions*. To avoid the possibility that the device might stop switching,  $V_{CC}$  must not be allowed to fall into the UVLO range.

In order to minimize power dissipation in the device,  $V_{CC}$  should not be unnecessarily high. Keeping  $V_{CC}$  at 12 V is a good compromise between these competing constraints.

The gate drive outputs from the UCC28070 can deliver large current pulses into their loads. This indicates the need for a low ESR decoupling capacitor to be connected as directly as possible between the VCC and GND pins. TI recommends ceramic capacitors with a stable dielectric characteristic over temperature, such as X7R. Avoid capacitors which have a large drop in capacitance with applied DC voltage bias and use a part that has a low voltage co-efficient of capacitance. TI recommends a decoupling capacitance of 10  $\mu$ F, X7R, with at least a 25-V rating. A capacitor of at least 0.1  $\mu$ F must be placed as close as possible between the VCC and GND pins.

Product Folder Links: UCC28070



# 10 Layout

### 10.1 Layout Guidelines

Interleaved PFC techniques dramatically reduce input and output ripple current caused by the PFC boost inductor, which allows the circuit to use smaller and less expensive filters. To maximize the benefits of interleaving, the output filter capacitor should be located after the two phases allowing the current of each phase to be combined together before entering the boost capacitor. Similar to other power management devices, when laying out the PCB it is important to use star grounding techniques and to keep filter and high frequency bypass capacitors as close to device pins and ground as possible. To minimize the possibility of interference caused by magnetic coupling from the boost inductor, the device should be located at least 1 inch away from the boost inductor. TI recommends the device not be placed underneath magnetic elements.

### 10.2 Layout Example




Figure 33. Layout Diagram

Product Folder Links: UCC28070

Copyright © 2007-2016, Texas Instruments Incorporated



### 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- 1. O'Loughlin, Michael, *An Interleaving PFC Pre-Regulator for High-Power Converters*, Texas Instruments, Inc. 2006 Unitrode Power Supply Seminar, Topic 5
- 2. Erickson, Robert W., Fundamentals of Power Electronics, 1st ed., pp. 604-608 Norwell, MA: Kluwer Academic Publishers, 1997
- 3. Creel, Kirby *Measuring Transformer Distributed Capacitance*, White Paper, Datatronic Distribution, Inc. website: http://www.datatronics.com/pdf/distributed\_capacitance\_paper.pdf
- 4. L. H. Dixon, *Optimizing the Design of a High Power Factor Switching Preregulator*, Unitrode Power Supply Design Seminar Manual SEM700, 1990. SLUP093
- 5. L. H. Dixon, *High Power Factor Preregulator for Off-Line Power Supplies*, Unitrode Power Supply Design Seminar Manual SEM600, 1988. SLUP087

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: UCC28070





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC28070DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC28070	Samples
UCC28070DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC28070	Samples
UCC28070PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28070	Samples
UCC28070PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28070	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UCC28070:

Automotive: UCC28070-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-Oct-2014

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC28070PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 29-Oct-2014



#### \*All dimensions are nominal

ĺ	Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	UCC28070PWR	TSSOP	PW	20	2000	367.0	367.0	38.0	

PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SOIC



### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated