











CSD17552Q3A

SLPS387B - SEPTEMBER 2012-REVISED JANUARY 2016

# CSD17552Q3A 30 V N-Channel NexFET™ Power MOSFETs

### **Features**

- Ultra-Low Qa and Qad
- Low Thermal Resistance
- Avalanche Rated
- Pb Free
- **RoHS Compliant**
- Halogen Free
- SON 3.3 mm × 3.3 mm Plastic Package


## 2 Applications

- Point-of-Load Synchronous Buck in Networking, Telecom, and Computing Systems
- Optimized for Control FET Applications

## Description

This 30 V, 5.5 m $\Omega$ , 3.3 mm × 3.3 mm SON NexFET™ power MOSFET is designed to minimize losses in power conversion applications.





### **Product Summary**

$T_A = 25^\circ$	С	TYPICAL VA	UNIT			
$V_{DS}$	Drain-to-Source Voltage 30					
$Q_g$	Gate Charge Total (4.5 V) 9.0					
$Q_{gd}$	Gate Charge Gate-to-Drain	2.3	nC			
1	Drain-to-Source On Resistance	V <sub>GS</sub> = 4.5 V	6.5	mΩ		
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V 5.5		mΩ		
$V_{GS(th)}$	Threshold Voltage	1.5		V		

## Ordering Information<sup>(1)</sup>


DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD17552Q3A	2500	13-Inch Reel	SON	Tape and
CSD17552Q3AT	250	7-Inch Reel	3.3 mm x 3.3 mm Plastic Package	Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C unless otherwise stated	VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	30	V
$V_{GS}$	Gate-to-Source Voltage	±20	٧
	Continuous Drain Current, T <sub>C</sub> = 25°C	60	Α
$I_D$	Continuous Drain Current, Silicon Limited	74	Α
	Continuous Drain Current, T <sub>A</sub> = 25°C <sup>(1)</sup>	15	Α
I <sub>DM</sub>	Pulsed Drain Current, T <sub>A</sub> = 25°C <sup>(2)</sup>	84	Α
$P_D$	Power Dissipation <sup>(1)</sup>	2.6	W
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction Temperature, Storage Temperature	-55 to 150	°C
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D = 30 \text{ A}, L = 0.1 \text{ mH}, R_G = 25 \Omega$	45	mJ

- (1) Typical  $R_{\theta JA}=48^{\circ} C/W$  on a 1 inch $^2$  (6.45 cm $^2$ ), 2 oz. (0.071 mm thick) Cu pad on a 0.06 inch (1.52 mm) thick FR4 PCB.
- (2) Pulse duration ≤300 µs, duty cycle ≤2%







## **Table of Contents**

	Features 1	
3	Applications 1 Description 1	
	Revision History	7 Mechanical, Packaging, and Orderable Information8
	5.1 Electrical Characteristics 3 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics 4	<ul><li>7.1 Q3A Package Dimensions</li></ul>
6	Device and Documentation Support	<ul><li>7.3 Q3A Recommended Stencil Pattern</li></ul>

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revisio</b>	on A (June 2014) to Revision B	Page
Enhanced Description	on text	1
Added Community I	Resources section	7
Updated package di	rawing	8
Updated PCB drawi	ing	9
Updated Stencil Pat	ttern drawing	9
Changes from Origina	al (September 2012) to Revision A	Page
Changed "Pb-Free to the change to the c	terminal plating" feature to state "Pb Free"	1
Updated package di	imensions	8



## 5 Specifications

### 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS		<u>'</u>			
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	30			V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V			1	μΑ
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.1	1.5	1.9	V
<u></u>	Desire to comme an engistering	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 11 A		6.5	8.1	mΩ
R <sub>DS(on)</sub>	Drain-to-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 11 A		5.5	6.0	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 11 A		106		S
DYNAM	IC CHARACTERISTICS					
C <sub>iss</sub>	Input capacitance			1580	2050	pF
C <sub>oss</sub>	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V}, f = 1 \text{ MHz}$		385	500	pF
C <sub>rss</sub>	Reverse transfer capacitance			28	36	pF
R <sub>G</sub>	Series gate resistance			.9	1.8	Ω
Qg	Gate charge total (4.5 V)			9	12	nC
Q <sub>gd</sub>	Gate charge gate to drain	V 45 V 1 44 A		2.3		nC
Q <sub>gs</sub>	Gate charge gate to source	$V_{DS} = 15 \text{ V}, I_{D} = 11 \text{ A}$		3.6		nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>			1.8		nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V		11		nC
t <sub>d(on)</sub>	Turn on delay time			7.2		ns
t <sub>r</sub>	Rise time	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 4.5 V,		7.4		ns
t <sub>d(off)</sub>	Turn off delay time	$I_{DS} = 11 \text{ A}, R_G = 2 \Omega$		11.0		ns
t <sub>f</sub>	Fall time			3.4		ns
DIODE (	CHARACTERISTICS					
$V_{SD}$	Diode forward voltage	I <sub>SD</sub> = 11 A, V <sub>GS</sub> = 0 V		0.8	1	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DS</sub> = 13.5 V, I <sub>F</sub> = 11 A,		17		nC
t <sub>rr</sub>	Reverse recovery time	di/dt = 300 A/µs		15		ns

## 5.2 Thermal Information


(T<sub>A</sub> = 25°C unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance <sup>(1)</sup>			2.3	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)(2)</sup>			60	°C/W


<sup>(1)</sup> R<sub>BJC</sub> is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inches x 1.5 inches (3.81 cm x 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB. R<sub>BJC</sub> is specified by design, whereas R<sub>BJA</sub> is determined by the user's board design.

(2) Device mounted on FR4 material with 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu.






Max  $R_{\theta JA} = 60^{\circ} \text{C/W}$  when mounted on 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.



Max  $R_{\theta JA} = 146^{\circ} C/W$  when mounted on a minimum pad area of 2 oz. (0.071 mm thick) Cu.

## 5.3 Typical MOSFET Characteristics

(T<sub>A</sub> = 25°C unless otherwise stated)




Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated



## **Typical MOSFET Characteristics (continued)**






Figure 6. Threshold Voltage vs Temperature






Figure 7. On-State Resistance vs Gate-to-Source Voltage



## **Typical MOSFET Characteristics (continued)**









Figure 8. Normalized On-State Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



## 6 Device and Documentation Support

### 6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

### 6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 6.4 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 Q3A Package Dimensions




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Metalized features are supplier options and may not be on the package.
- 5. All dimensions do not include mold flash or protrusions.

Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated




#### 7.2 Q3A Recommended PCB Pattern



- This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB Attachment application report, SLUA271.
- Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.


#### 7.3 Q3A Recommended Stencil Pattern



1. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 7.4 Q3A Tape and Reel Information



Notes: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2

- 2. Camber not to exceed 1 mm in 100 mm, non-cumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm, unless otherwise specified.
- 5. Thickness: 0.30 ±0.05 mm
- 6. MSL1 260°C (IR and convection) PbF-reflow compatible

Submit Documentation Feedback



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD17552Q3A	ACTIVE	VSONP	DNH	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-55 to 150	17552	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated