3.3 V Clock Synthesizer for DLP™ Systems

FEATURES

- **High-Performance Clock Synthesizer**
- **Uses a 20 MHz Crystal Input to Generate Multiple Output Frequencies**
- **Integrated Load Capacitance for 20 MHz Oscillator Reducing System Cost**
- **All PLL Loop Filter Components are Integrated**
- **Generates the Following Clocks:**
  - **REF CLK 20 MHz (Buffered)**
  - **XCG CLK 100 MHz With SSC**
  - **DMD CLK 200-400 MHz With Selectable SSC**
- **Very Low Period Jitter Characteristic:**
  - **±100 ps at 20 MHz Output**
  - **±75 ps at 100 MHz and 200–400 MHz Outputs**
- **Includes Spread-Spectrum Clocking (SSC), With Down Spread for 100 MHz and Center Spread for 200–400 MHz**
- **HCLK Differential Outputs for the 100 MHz and the 200–400 MHz Clock**
- **Operates From Single 3.3-V Supply**
- **Packaged in TSSOP20**
- **Characterized for the Industrial Temperature Range -40°C to 85°C**
- **ESD Protection Exceeds JESD22**
- **2000-V Human-Body Model (A114-C) – MIL-STD-883, Method 3015**

TYPICAL APPLICATIONS

- **Central Clock Generator for DLP™ Systems**

DESCRIPTION

The CDCDLP223 is a PLL-based high performance clock synthesizer that is optimized for use in DLP™ systems. It uses a 20 MHz crystal to generate the fundamental frequency and derives the frequencies for the 100 MHz HCLK and the 300 MHz HCLK output. Further, the CDCDLP223 generates a buffered copy of the 20 MHz Crystal Oscillator Frequency at the 20 MHz output terminal.

CDCDLP223 PIN ASSIGNMENTS

		TSSOP 20		
XIN	1		20	IREF
XOUT	2		19	VDD
VSS	3		18	100MHZ
VDD	4		17	$\overline{100MHZ}$
20MHZ	5		16	VSS
VSS	6		15	VSS
EN	7		14	300MHZ
IDO	8		13	$\overline{300MHZ}$
SDATA	9		12	VSS
SCLK	10		11	VDD

The 100 MHz HCLK output provides the reference clock for the XDR Clock Generator (CDCD5704). Spread-spectrum clocking with 0.5% down spread, which reduces Electro Magnetic Interference (EMI), is applied in the default configuration. The spread-spectrum clocking (SSC) is turned on and off via the serial control interface.

The 300 MHz HCLK output provides a 200-400 MHz clock signal for the DMD Control Logic of the DLP™ Control ASIC. Frequency selection in 20 MHz steps is possible via the serial control interface. Spread-spectrum clocking with ±1.0% or ±1.5% center spread is applied, which can be disabled via the serial control interface

The CDCDLP223 features a fail safe start-up circuit, which enables the PLLs only if a sufficient supply voltage is applied and a stable oscillation is delivered from the crystal oscillator. After the crystal start-up time and the PLL stabilization time, all outputs are ready for use.

The CDCDLP223 works from a single 3.3-V supply and is characterized for operation from –40°C to 85°C.

FUNCTIONAL BLOCK DIAGRAM

TERMINAL FUNCTIONS

TERMINAL	PIN	TYPE	DESCRIPTION
XIN	1	I	Crystal oscillator input for 20-MHz crystal in parallel resonance
XOUT	2	O	Crystal oscillator output for 20-MHz crystal in parallel resonance
SDATA	9	I/O Open drain	Data I/O, 2-wire serial interface controller, internal 1-MΩ pullup
SCLK	10	I Interface Clock	Clock input, 2-wire serial interface controller, internal 1-MΩ pullup
20 MHz	5	O LVTTL	Clock output, 20 MHz (buffered output from crystal oscillator)
100 MHz	18	O HCLK	Clock output for XDR clock generator
$\overline{100\ MHz}$	17	O $\overline{HCLK}$	Clock output for XDR clock generator
300 MHz	14	O HCLK	Clock output for DMD system
$\overline{300\ MHz}$	13	O $\overline{HCLK}$	Clock output for DMD system
VDD	4,11,19	Power	3.3 V Power supply
VSS	3,6,12,15,16	Ground	Ground
IREF	20	O R_{REF} to GND	IREF pin for HCLK output drive-current biasing
EN	7	I LVTTL	Output enable, 20 MHz, 100 MHz and 200–400 MHz outputs, 150 kΩ pullup, default = logic high
IDO	8	I LVTTL	Sets 2-wire serial interface ID address bit A0, 150 kΩ pull-up resistor, default = logic high

Table 1. EN Pin (20 MHz, 100 MHz and 300 MHz Clocks)

EN PIN	DESCRIPTION
1	All HCLK outputs, and 20-MHz outputs enabled, detailed device configurations are determined by 2-wire serial interface settings.
0	All HCLK = true Hi-Z, both PLLs are powered down and 20-MHz output in Hi-Z and Crystal Oscillator disabled, EN overrides 2-wire serial interface settings.

Submit Documentation Feedback

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) [1]

		VALUE	UNIT
V_{DD}	Supply voltage range	−0.5 to 4.6	V
V_I	Input voltage range[2]	−0.5 to VDD + 0.5	V
V_O	Output voltage range[2]	−0.5 to VDD + 0.5	V
	Input current (V_I < 0, V_I > V_{DD})	±20	mA
I_O	Continuous output current	±17.5	mA
Tstg	Storage temperature range	−65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

PACKAGE THERMAL IMPEDANCE FOR TSSOP20 PACKAGE[1]

Airflow (lfm)	θ_{JA} (°C/W)	θ_{JC} (°C/W)	θ_{JB} (°C/W)	Ψ_{JT} (°C/W)
0	83.0	32	54	0.25
150	77.9	–	–	
250	75.4	–	–	
500	71.4	–	–	

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
T_A	Operating free-air temperature	-40		85	°C
V_{DD}	Supply voltage	3.0	3.3	3.6	V
V_{IH}	High level input voltage SDATA and SCLK	$0.7 \times V_{DD}$		V_{DD}	V
V_{IL}	Low level input voltage SDATA and SCLK	−0.15		$0.3 \times V_{DD}$	V
V_{IL}	Low level input voltage LVTTL			0.8	V
V_I	thresh Input Voltage threshold LVTTL		1.40		V
V_{IH}	High level input voltage LVTTL	2.0			V
I_{OH}	High-level output current LVTTL			−8	mA
I_{OL}	Low-level output current LVTTL			8	mA
I_{OH}	High-level output current HCLK/$\overline{HCLK}$			−20	mA
I_{OL}	Low-level output current HCLK/$\overline{HCLK}$			0	mA
t_{PU}	Power-up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic)	0.05		500	ms

RECOMMENDED CRYSTAL SPECIFICATION[1]

		MIN	NOM	MAX	UNIT
f_{xtal}	Crystal input frequency (fundamental)		20		MHz
ESR	Effective series resistance			100	Ω
P_{drive}	Maximum power handling (drive level)	100			µW
C_L	Load capacitance		20		pF

(1) See DLP™ Control ASIC DDP2230 datasheet for additional requirements.

TIMING REQUIREMENTS[1]

over recommended ranges of supply voltage, load and operating free air temperature

PARAMETER		MIN	TYP	MAX	UNIT
XIN, XOUT REQUIREMENTS					
f_{XIN}	Frequency of crystal attached to XIN, XOUT, with C_L = 20 pF (2 × 40 pF) on-die capacitance		20		MHz
2 WIRE SERIAL INTERFACE REQUIREMENTS STANDARD MODE					
f_{SCLK}	SCLK frequency	0		100	kHz
$t_{h(START)}$	START hold time (see Figure 1)	4.0			µs
$t_{w(SCLL)}$	SCLK low-pulse duration (see Figure 1)	4.7			µs
$t_{w(SCLH)}$	SCLK high-pulse duration (see Figure 1)	4.0			µs
$t_{su(START)}$	START setup time (see Figure 1)	4.7			µs
$t_{h(SDATA)}$	SDATA hold time (see Figure 1)	0		3.45	µs
$t_{su(SDATA)}$	SDATA setup time (see Figure 1)	250			ns
$t_{r(SDATA)}$	SCLK / SDATA input rise time (see Figure 1)			1000	ns
$t_{f(SDATA)}$	SCLK / SDATA input fall time (see Figure 1)			300	ns
$t_{su(STOP)}$	STOP setup time (see Figure 1)	4.0			µs
t_{BUS}	Bus free time	4.7			µs
2 WIRE SERIAL INTERFACE REQUIREMENTS FAST MODE					
f_{SCLK}	SCLK frequency	0		400	kHz
$t_{h(START)}$	START hold time (see Figure 1)	0.6			µs
$t_{w(SCLL)}$	SCLK low-pulse duration (see Figure 1)	1.3			µs
$t_{w(SCLH)}$	SCLK high-pulse duration (see Figure 1)	0.6			µs
$t_{su(START)}$	START setup time (see Figure 1)	0.6			µs
$t_{h(SDATA)}$	SDATA hold time (see Figure 1)	0		0.9	µs
$t_{su(DATA)}$	SDATA setup time (see Figure 1)	100			ns
$t_{r(SDATA)}$	SCLK / SDATA input rise time (see Figure 1)	20		300	ns
$t_{f(SDATA)}$	SCLK / SDATA input fall time (see Figure 1)	20		300	ns
$t_{su(STOP)}$	STOP setup time (see Figure 1)	0.6			µs
t_{BUS}	Bus free time	1.3			µs

(1) The CDCDLP223 2-wire serial interface in Send-Mode meets both I2C and SMBus *set up time* t_{su} and *hold time* t_h requirements.

APPLICATION INFORMATION

**Figure 1. Timing Diagram, Serial Control Interface**

Figure 2. Typical CDCDLP223 Application

PW (R−PDSO−G20)   PLASTIC SMALL OUTLINE

0,65

0,30 / 0,19

⊕ | 0,10 Ⓜ

20   11

4,50 / 4,30   6,60 / 6,20

Ⓓ

1   10

6,60 / 6,40

Ⓒ

0,15 NOM

Gage Plane

0,25

0°−8°

0,75 / 0,50

1,20 MAX

0,15 / 0,05

Seating Plane

▱ | 0,10

4040064−5/G 02/11

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         Ⓒ   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0,15 each side.
         Ⓓ   Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
         E.   Falls within JEDEC MO−153

TEXAS INSTRUMENTS
www.ti.com

PW (R−PDSO−G20)   PLASTIC SMALL OUTLINE

Example Board Layout

Based on a stencil thickness
of .127mm (.005inch).

18x0,65

20x0,25

1,55

5,6

5,6

18x0,65

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note E)

0,3

1,6

Pad Geometry

0,07
All Around

4211284−5/G 08/15

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate design.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

**TEXAS
INSTRUMENTS**
www.ti.com

IMPORTANT NOTICE AND DISCLAIMER