

Description

The PSC and PSL Series positive switching regulators are designed as power supplies for electronic systems, where no input-to-output isolation is required. Their major advantages include a high level of efficiency, high reliability, low output ripple, and excellent dynamic response. Models with input voltages up to 144 V are specially designed for secondary switched and battery-driven mobile applications. The converters are suitable for railway applications according to EN 50155 and EN 50121.

Two type of housings are available allowing operation up to 71 °C. The PSC Series is designed for wall or chassis mounting with faston connections, whereas the PSL Series is designed for insertion into a 19" DIN-rack and exhibits a H11 connector.

Various options are available to adapt the converters to different applications.

Features

- RoHS lead-free-solder and lead-solder-exempted products are available
- Input voltage up to 144 VDC
- Single output of 3.3 to 48 VDC
- No input-to-output isolation
- High efficiency up to 97%
- Extremely wide input voltage range
- Low input-to-output differential voltage
- Very good dynamic properties
- Input undervoltage lockout
- Output voltage adjustment and inhibit function
- Continuously no-load and short-circuit proof
- All boards are coated with a protective lacquer

Safety-compliant to IEC/EN 60950-1 and UL/CSA 60950-1 2nd Ed.



Table of Contents

	Page		Page
Description	1	Electromagnetic Compatibility (EMC)	13
Model Selection	2	Immunity to Environmental Conditions	14
Functional Description	5	Mechanical Data	15
Electrical Input Data	6	Safety and Installation Instructions	16
Electrical Output Data	8	Description of Options	17
Auxiliary Functions	11	Accessories	18

Model Selection

Table 1: PSC Series

Output voltage $V_{o\ nom}$ [V]	Output current $I_{o\ nom}$ [A]	Operating input voltage range V_i [V]	Nom. input voltage $V_{i\ nom}$ [V]	Efficiency ²		Type designation	Options
				η_{min} [%]	η_{typ} [%]		
3.3	12	7 – 40	20		77	PSC3E12-2	i, R, G
5.1	10	8 – 80	40	77.5	79	PSC5A10-9iR	-7, L, P, C, D, D1, G
5.1	11	8 – 40	20	78	79	PSC5A11-2	i, R, G
5.1	12	7 – 40	20	83.5	85.5	PSC5A12-9iR	-7, L, P, C, D, D1, G
12	6	18 – 144 ¹	60	88	89	PSC126-9iR	-7, L, P, C, D, D1, G
12	8	15 – 80	40	88	90	PSC128-9iR	-7, L, P, C, D, D1, G
12	9	15 – 40	30	89	90	PSC129-2	i, R, G
15	6	22 – 144 ¹	60	89	91	PSC156-9iR	-7, L, P, C, D, D1, G
15	8	19 – 80	40	90	92.5	PSC158-9iR	-7, L, P, C, D, D1, G
15	9	19 – 40	30	91	93.5	PSC159-2	i, R, G
24	6	31 – 144 ¹	60	93	94	PSC246-9iR	-7, L, P, C, D, D1, G
24	8	29 – 80	40	93	95	PSC248-9iR	-7, L, P, C, D, D1, G
24	9	29 – 60	40	94	96	PSC249-2	i, R, G
36	6	44 – 144 ¹	80	95	96	PSC366-9iR	-7, L, P, C, D, D1, G
36	8	42 – 80	60	95	96.5	PSC368-9iR	-7, L, P, C, D, D1, G
48	6	58 – 144 ¹	80	96	97	PSC486-9iR	-7, L, P, D, D1, G

¹ Surges up to 156 V for 2 s; see *Electrical Input Data*

² Efficiency at $V_{i\ nom}$ and $I_{o\ nom}$.

Table 2: PSL Series

Output voltage $V_{o\ nom}$ [V]	Output current $I_{o\ nom}$ [A]	Operating input voltage range V_i [V]	Nom. input voltage $V_{i\ nom}$ [V]	Efficiency ²		Type designation	Options
				η_{min} [%]	η_{typ} [%]		
5.1	10	8 – 80	40	77.5	79	PSL5A10-9R	-7, L, i, P, C, D, D1, K, G
5.1	11	8 – 40	20	78	79	PSL5A11-2R	-
5.1	12	7 – 40	20	83.5	85.5	PSL5A12-9R	-7, L, i, P, C, D, D1, K, G
12	6	18 – 144 ¹	60	88	89	PSL126-9R	-7, L, i, P, C, D, D1, K, G
12	8	15 – 80	40	89	90	PSL128-9R	-7, L, i, P, C, D, D1, K, G
12	9	15 – 40	30	89	90	PSL129-2R	-
15	6	22 – 144 ¹	60	89	91	PSL156-9R	-7, L, i, P, C, D, D1, K, G
15	8	19 – 80	40	90	92.5	PSL158-9R	-7, L, i, P, C, D, D1, K, G
15	9	19 – 40	30	91	93.5	PSL159-2R	-
24	6	31 – 144 ¹	60	93	94	PSL246-9R	-7, L, i, P, C, D, D1, K, G
24	8	29 – 80	40	93	95	PSL248-9R	-7, L, i, P, C, D, D1, K, G
24	9	29 – 60	40	94	96	PSL249-2R	-
36	6	44 – 144 ¹	80	95	96	PSL366-9R	-7, L, i, P, C, D, D1, K, G
36	8	42 – 80	60	95	96.5	PSL368-9R	-7, L, i, P, C, D, D1, K, G
48	6	58 – 144 ¹	80	96	97	PSL486-9R	-7, L, i, P, D, D1, K, G

¹ Surges up to 156 V for 2 s

² Efficiency at $V_{i\ nom}$ and $I_{o\ nom}$.

NFND: Not for new designs.

Preferred for new designs

Part Number Description

PSC Series

Positive switching regulator in case C03	PSC
Nominal output voltage in volt	3.3 to 48
Nominal output current in ampere	6 to 12
Operational ambient temperature range T_A	
-10 to 50 °C	-2
-25 to 71 °C	-7
-40 to 71 °C (option)	-9
Input filter (option)	L
Inhibit input	i
Control input for output voltage adjustment ¹	R
Potentiometer ¹ (option)	P
Thyristor crowbar (option)	C
Input/output voltage monitor (option)	D, D1
RoHS-compliant for all 6 substances	G

PSC 12 6 -7 L i R P C D G

¹ Feature R excludes option P and vice versa.

Example: PSC126-7LiPC designates a positive switching regulator with a 12 V, 6 A output, ambient temperature range of -25 to 71 °C, input filter, inhibit input, output adjust potentiometer, and thyristor crowbar.

PSL Series

Positive switching regulator in case L04	PSL
Nominal output voltage in volt	5.1 to 48
Nominal output current in ampere	6 to 12
Operational ambient temperature range T_A	
-10 to 50 °C	-2
-25 to 71 °C	-7
-40 to 71 °C (option)	-9
Input filter (option)	L
Inhibit input	i
Control input for output voltage adjustment ¹	R
Potentiometer ¹ (option)	P
Thyristor crowbar (option)	C
Input/output voltage monitor (option)	D, D1
Coding strip (option)	K
RoHS-compliant for all 6 substances	G

PSL 12 6 -7 L i R P C D K G

¹ Feature R excludes options i and P and vice versa.

Example: PSL126-9LiPC designates a positive switching regulator with a 12 V, 6 A output, ambient temperature range of -40 to 71 °C, input filter, inhibit input, output adjust potentiometer, and thyristor crowbar.

NFND: Not for new designs.

Preferred for new designs

Customer-Specific Models

Positive switching regulator in case C03 PSC
 Positive switching regulator in case L04 PSL
 Nominal output voltage in Volt (without decimals) 12
 Decimal places:
 0.0 V Z
 0.1 V A
 0.15 V B
 0.2 V C
 0.25 V D
 0.3 V E
 0.4 V F
 0.5 V G
 0.6 V H
 0.7 V J
 0.8 V K
 0.9 V L
 other Y
 Output current in Ampère 3
 Identification character A, B, ..
 Temperature range and options -9iRG

PSC 12 Z 3 A -9iRG

Produkt Marking

Type designation, applicable safety approval marks, warnings, pin allocation, Power-One patent nos., and company logo.

Identification of LED and optional potentiometers. Label with input voltage range, nominal output voltage and current, protection degree, batch no., serial no., and data code including production site, version (modification status), and date of production.

Functional Description

The switching regulators are designed using the buck converter topology. The input is not electrically isolated from the output. During the on period of the switching transistor, current is transferred to the output, and energy is stored in the output choke. During the off period, this energy forces the current to continue flowing through the output, to the load, and back through the freewheeling diode. Regulation is ac-

complished by varying the duty cycle (on to off ratio) of the power switch. The regulator is equipped with a undervoltage lockout, but no overvoltage shutdown.

These regulators are ideal for a wide range of applications, where input to output isolation is not necessary, or where already provided by an external front end (e.g., a transformer with rectifier). To optimize customer's needs, additional options and accessories are available.




Fig. 1
Block diagram PSC




Fig. 2
Block diagram PSL

Electrical Input Data

General Conditions: $T_A = 25\text{ }^{\circ}\text{C}$, unless T_C is specified

Table 3a: Input data

Input			PSC3E12-2			PSC5A11-2 PSL5A11-2R			PSC129-2 PSL129-2R			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	min	typ	max	
V_i	Operating input voltage	$I_o = 0 - I_{o\text{ nom}}$ $T_{C\text{ min}} - T_{C\text{ max}}$	7		40	8		40	15		40	V
$\Delta V_{i\text{ o min}}$	Min. diff. voltage $V_i - V_o$				2.7			2.9			3	
$V_{i\text{ UVL}}$	Undervoltage lockout				4.7			7.3			7.3	
$I_{i\text{ 0}}$	No load input current	$I_o = 0, V_{i\text{ min}} - V_{i\text{ max}}$			50			50			50	mA
$I_{\text{inr p}}$	Peak value of inrush current	$V_{i\text{ nom}}$	PSC			150			150			A
			PSL			75			75			
$t_{\text{inr r}}$	Rise time of inrush current				5			5			5	μs
$V_{i\text{ RFI}}$	EN 55011, 0.15 – 30 MHz	$V_{i\text{ nom}}, I_{o\text{ nom}},$			A			A			A	Class

Table 3b: Input data

Input			PSC159-2 PSL159-2R			PSC249-2 PSL249-2R			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	
V_i	Operating input voltage	$I_o = 0 - I_{o\text{ nom}}$	19		40	29		60	V
$\Delta V_{i\text{ o min}}$	Min. diff. voltage $V_i - V_o$	$T_{C\text{ min}} - T_{C\text{ max}}$			4			5	
$V_{i\text{ UVL}}$	Undervoltage lockout			7.3			12		
$I_{i\text{ o}}$	No load input current	$I_o = 0, V_{i\text{ min}} - V_{i\text{ max}}$			50			50	mA
$I_{\text{inr p}}$	Peak value of inrush current	$V_{i\text{ nom}}$		250			250		A
$t_{\text{inr r}}$	Rise time of inrush current			5			5		μs
$V_{i\text{ RFI}}$	EN 55011, 0.15 – 30 MHz	$V_{i\text{ nom}}, I_{o\text{ nom}}$		A			A		Class

Table 3c: Input data

Input			PSC5A12 PSL5A12			PSC5A10 PSL5A10			PSC128 PSL128			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	min	typ	max	
V _i	Operating input voltage	I _o = 0 – I _{o nom} T _{C min} – T _{C max}	7		40	8		80	15		80	V
ΔV _{io min}	Min. diff. voltage V _i – V _o				1.9			2.9			3	
V _{i UVL}	Undervoltage lockout				6.3			7.3			7.3	
I _{i 0}	No load input current	I _o = 0, V _{i min} – V _{i max}			45			40			35	mA
I _{inr p}	Peak value of inrush current	V _{i nom}	without L			150			250			A
			with opt. L			250			350			
t _{inr r}	Rise time of inrush current		without L			5			5			μs
			with opt. L			25			25			
V _{RFI}	EN 55011, 0.15 – 30 MHz	V _{i nom} , I _{o nom}	B ¹			B ¹			B ¹			Class

¹ With option L and an additional external input cap $C_i = 120\text{ }\mu\text{F}/100\text{ V}$, e.g., Nichicon or similar

Table 3d: Input data. General Conditions as per table 3a

Input			PSC158 PSL158			PSC248 PSL248			PSC368 PSL368			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	min	typ	max	
V_i	Operating input voltage	$I_o = 0 - I_{o\ nom}$	19		80	29		80	42		80	V
$\Delta V_{io\ min}$	Min. diff. voltage $V_i - V_o$	$T_{C\ min} - T_{C\ max}$			4			5			6	
$V_{i\ UVL}$	Undervoltage lockout			7.3			12			19		
$I_{i\ 0}$	No load input current	$I_o = 0, V_{i\ min} - V_{i\ max}$			35			35			40	mA
$I_{inr\ p}$	Peak value of inrush current	$V_{i\ nom}$ without L		250			250			250		A
		with opt. L		350			350			350		
$t_{inr\ r}$	Rise time of inrush current	without L		5			5			5		μs
		with opt. L		25			25			25		
$V_{i\ RFI}$	EN 55011, 0.15 – 30 MHz	$V_{i\ nom}, I_{o\ nom}$		B ¹			B ¹			B ¹		Class

¹ With option L and an additional external input cap $C_i = 120\ \mu F/100\ V$, e.g., Nichicon or similar

Table 3e: Input data

Input			PSC126 PSL126			PSC156 PSL156			PSA246 PSC246			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	min	typ	max	
V_i	Operating input voltage	$I_o = 0 - I_{o\ nom}$	18		144 ²	22		144 ²	31		144 ²	V
$\Delta V_{io\ min}$	Min. diff. voltage $V_i - V_o$	$T_{C\ min} - T_{C\ max}$			6			7			7	
$V_{i\ UVL}$	Undervoltage lockout			12			15			19		
$I_{i\ 0}$	No load input current	$I_o = 0, V_{i\ min} - V_{i\ max}$			35			35			35	mA
$I_{inr\ p}$	Peak value of inrush current	$V_{i\ nom}$ without L		250			250			250		A
		with opt. L		350			350			350		
$t_{inr\ r}$	Rise time of inrush current	without L		5			5			5		μs
		with opt. L		25			25			25		
$V_{i\ RFI}$	EN 55011, 0.15 – 30 MHz	$V_{i\ nom}, I_{o\ nom}$		B ¹			B ¹			B ¹		Class

¹ With option L and an additional external input cap $C_i = 120\ \mu F/100\ V$, e.g., Nichicon or similar

² Surges up to 156 V for 2 s

Table 3f: Input data

Input			PSC366 PSL366			PSC486 PSL486			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	
V_i	Operating input voltage ¹	$I_o = 0 - I_{o\ nom}$	44		144 ²	58		144 ²	V
$\Delta V_{io\ min}$	Min. diff. voltage $V_i - V_o$	$T_{C\ min} - T_{C\ max}$			8			10	
$V_{i\ UVL}$	Undervoltage lockout			29			40		
$I_{i\ 0}$	No load input current	$I_o = 0, V_{i\ min} - V_{i\ max}$			40			45	mA
$I_{inr\ p}$	Peak value of inrush current	$V_{i\ nom}$ without L		250			250		A
		with opt. L		350			350		
$t_{inr\ r}$	Rise time of inrush current	without L		5			5		μs
		with opt. L		25			25		
$V_{i\ RFI}$	EN 55011, 0.15 – 30 MHz	$V_{i\ nom}, I_{o\ nom}$		B ¹			B ¹		Class

¹ With option L and an additional external input cap $C_i = 120\ \mu F/100\ V$, e.g., Nichicon or similar

² Surges up to 156 V for 2 s

External Input Circuitry

The sum of the lengths of the supply lines to the source or to the nearest capacitor $\geq 100 \mu\text{F}$ (a + b) should not exceed 5 m, unless option L is fitted. This option is recommended in order to prevent power line oscillations and reduce superimposed interference voltages.




Fig. 3
Switching regulator with long supply lines.

Electrical Output Data

General conditions:

- $T_A = 25^\circ\text{C}$, unless T_C is specified
- R-input open (or V_o set to $V_{o \text{ nom}}$ with option P)

Table 4a: Output data

Output			PSC3E12			PSC5A11/PSL5A11			PSC129/PSL129			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	min	typ	max	
V_o	Output voltage	$V_{i \text{ nom}}, I_{o \text{ nom}}$	3.25		3.35	5.05		5.15	11.6		12.4	V
I_o	Output current	$V_{i \text{ min}} - V_{i \text{ max}}$	0		12.0	0		11.0	0		9.0	A
I_{oL}	Output current limitation	$T_C \text{ min} - T_C \text{ max}$	12.0		15.6	11.0		14.3	9.0		11.7	
v_o	Output voltage noise	Switching freq.			55			55			150	mV_{pp}
		Total			60			60			160	
ΔV_{oV}	Static line regulation	$V_{i \text{ min}} - V_{i \text{ max}}, I_{o \text{ nom}}$			100			100			240	mV
ΔV_{oI}	Static load regulation	$V_{i \text{ nom}}, I_o = 0 - I_{o \text{ nom}}$			100			100			120	
$v_{o d}$	Dynamic load regulation	Voltage deviat.		150			130			360		μs
t_d		Recovery time		50			50			60		
α_{V_o}	Temperature coefficient $\Delta V_o / \Delta T_C (T_C \text{ min} - T_C \text{ max})$				± 0.02			± 0.02			± 0.02	%/K

Table 4b Output data. General conditions as per table 4a

Output			PSC159/PSL159			PSC249/PSL249			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	
V_o	Output voltage	$V_{i \text{ nom}}, I_{o \text{ nom}}$	14.5		15.5	23.3		24.7	V
I_o	Output current	$V_{i \text{ min}} - V_{i \text{ max}}$	0		9.0	0		9.0	A
I_{oL}	Output current limitation	$T_C \text{ min} - T_C \text{ max}$	9.0		11.7	9.0		11.7	
v_o	Output voltage noise	Switching freq.			200			300	mV_{pp}
		Total			210			210	
ΔV_{oV}	Static line regulation	$V_{i \text{ min}} - V_{i \text{ max}}, I_{o \text{ nom}}$			300			480	mV
ΔV_{oI}	Static load regulation	$V_{i \text{ nom}}, I_o = 0 - I_{o \text{ nom}}$			150			240	
$v_{o d}$	Dynamic load regulation	Voltage deviat.		450			700		μs
t_d		Recovery time		60			80		
α_{V_o}	Temperature coefficient $\Delta V_o / \Delta T_C (T_C \text{ min} - T_C \text{ max})$				± 0.02			± 0.02	%/K

Table 4c: Output data. General conditions as per table 4a

Output			PSC5A12/PSL5A12			PSC5A10/PSL5A10			PSC128/PSL128			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	min	typ	max	
V _o	Output voltage		V _{i nom} , I _{o nom}		5.07	5.13	5.07	5.13	11.93	12.07	V	
I _o	Output current		V _{i min} – V _{i max}		0	12.0	0	11.0	0	9.0	A	
I _{oL}	Output current limitation		T _{C min} – T _{C max}		12.0	15.6	11.0	14.3	9.0	11.7		
v _o	Output voltage noise	Switching freq.	V _{i nom} , I _{o nom}		55		55		150		mV _{pp}	
		Total	IEC/EN 61204 BW = 20 MHz		60		60		160			
ΔV _{oV}	Static line regulation		V _{i min} – V _{i max} , I _{o nom}		100		100		240		mV	
ΔV _{oI}	Static load regulation		V _{i nom} , I _o = 0 – I _{o nom}		100		100		120			
v _{o d}	Dynamic load regulation	Voltage deviat.	V _{i nom}		150		130		360			
t _d		Recovery time	I _{o nom} ↔ 1/3 I _{o nom} IEC/EN 61204		50		50		60			μs
α _{Vo}	Temperature coefficient ΔV _o /ΔT _C (T _{C min} – T _{C max})		V _{i min} – V _{i max} I _o = 0 – I _{o nom}		±0.02		±0.02		±0.02		%/K	

Table 4d: Output data. General conditions as per table 4a

Output			PSC158/PSL158			PSC248/PSL248			PSC368/PSL368			Unit						
Characteristics			Conditions			min	typ	max	min	typ	max							
V _o	Output voltage		V _{i nom} , I _{o nom}			14.91		15.09		23.68		24.14		35.78		36.22		V
I _o	Output current		V _{i min} – V _{i max}			0		8.0		0		8.0		0		8.0		A
I _{oL}	Output current limitation		T _{C min} – T _{C max}			8.0		10.4		8.0		10.4		8.0		10.4		
v _o	Output voltage noise	Switching freq.	V _{i nom} , I _{o nom}			50		90		55		150		80		190		mV _{pp}
		Total	IEC/EN 61204 BW = 20 MHz			54		94		60		155		85		195		
ΔV _{oV}	Static line regulation		V _{i min} – V _{i max} , I _{o nom}			70		100		150		220		200		270		mV
ΔV _{oI}	Static load regulation		V _{i nom} , I _o = 0 – I _{o nom}			30		45		120		160		125		160		
v _{o d}	Dynamic load regulation	Voltage deviat.	V _{i nom}			130				150				220				
t _d		Recovery time	I _{o nom} ↔ 1/3 I _{o nom} IEC/EN 61204			60				80				100				
α _{Vo}	Temperature coefficient ΔV _o /ΔT _C (T _{C min} – T _{C max})		V _{i min} – V _{i max} I _o = 0 – I _{o nom}			±0.02			±0.02			±0.02			% /K			

Table 4e: Output data. General conditions as per table 4a

Output			PSC126/PSL126			PSC156/PSL156			PSC246/PSL246			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	min	typ	max	
V _o	Output voltage		V _{i nom} , I _{o nom}		11.93	12.07	14.91	15.09	23.86	24.14	V	
I _o	Output current		V _{i min} – V _{i max}		0	6.0	0	6.0	0	6.0	A	
I _{oL}	Output current limitation		T _{C min} – T _{C max}		6.0	7.8	6.0	7.8	6.0	7.8		
v _o	Output voltage noise	Switching freq.	V _{i nom} , I _{o nom}		30	45	50	70	50	70	mV _{pp}	
		Total	IEC/EN 61204 BW = 20 MHz		34	49	54	74	54	75		
ΔV _{oV}	Static line regulation		V _{i min} – V _{i max} , I _{o nom}		25	40	25	40	80	100	mV	
ΔV _{oI}	Static load regulation		V _{i nom} , I _o = 0 – I _{o nom}		60		60		80			
v _{o d}	Dynamic load regulation	Voltage deviat.	V _{i nom}		150		130		360			
t _d		Recovery time	I _{o nom} ↔ 1/3 I _{o nom} IEC/EN 61204		50		50		60			μs
α _{Vo}	Temperature coefficient ΔV _o /ΔT _C (T _{C min} – T _{C max})		V _{i min} – V _{i max} I _o = 0 – I _{o nom}		±0.02		±0.02		±0.02		%/K	

Table 4f: Output data. General conditions as per table 4a

Output			PSC366/PSL366			PSC486/PSL486			Unit
Characteristics		Conditions	min	typ	max	min	typ	max	
V_o	Output voltage	$V_{i \text{ nom}}, I_{o \text{ nom}}$	35.78	36.22	47.71	48.29			V
I_o	Output current	$V_{i \text{ min}} - V_{i \text{ max}}$	0	6.0	0	6.0			A
I_{oL}	Output current limitation	$T_{C \text{ min}} - T_{C \text{ max}}$	6.0	7.8	6.0	7.8			
v_o	Output voltage noise	Switching freq.		50	90	55	110		mV _{pp}
		Total		54	94	95	115		
ΔV_{oV}	Static line regulation	$V_{i \text{ min}} - V_{i \text{ max}}, I_{o \text{ nom}}$	200	300	100	200			mV
ΔV_{oI}	Static load regulation	$V_{i \text{ nom}}, I_o = 0 - I_{o \text{ nom}}$	120	200	180	250			
v_{od}	Dynamic load regulation	Voltage deviat.		140		150			
t_d		Recovery time		100		100			μs
α_{V_o}	Temperature coefficient $\Delta V_o / \Delta T_C (T_{C \text{ min}} - T_{C \text{ max}})$			± 0.02		± 0.02			%/K




Fig. 4
Switching regulator with long supply lines.

Thermal Considerations

When a switching regulator is located in free, quasi-stationary air (convection cooling) at a temperature $T_A = 71^\circ\text{C}$ and is




Fig. 5a
Output current derating versus temperature (models -2)




Fig. 5b
Output current derating versus temperature (models -7 or -9)

operated at $I_{o \text{ nom}}$, the case temperature T_C will be about 95°C after the warm-up phase, measured at the measuring point of case temperature T_C ; see *Mechanical Data*.

Under practical operating conditions, the ambient temperature T_A may exceed 71°C , provided that additional measures (heat sink, fan, etc.) are taken to ensure that the case temperature T_C does not exceed its maximum value of 95°C .

Example: Sufficient forced cooling allows $T_{A \text{ max}} = 85^\circ\text{C}$. A simple check of the case temperature T_C ($T_C \leq 95^\circ\text{C}$) at full load ensures correct operation of the system.

Output Protection and Short Circuit Behaviour

A voltage suppressor diode, which in worst case conditions fails into a short circuit (or a thyristor crowbar, option C), protects the output against an internally generated overvoltage. Such an overvoltage could occur due to a failure of either the control circuit or the switching transistor. The output




Fig. 6
Overload, short-circuit behaviour V_o versus I_o .

protection is not designed to withstand externally applied overvoltages.

A constant current limitation circuit holds the output current almost constant, when an overload or a short circuit is applied to the output. It acts self-protecting and recovers automatically after removal of the overload or short circuit condition.

Parallel and Series Connection

Outputs of equal nominal voltages can be parallel-connected. However, the use of a single regulator with higher output power, is always the better solution.

In parallel-connected operation, one or several outputs may operate continuously at their current limit knee-point which will cause an increase of the heat generation. Consequently, the max. ambient temperature should be reduced by 10 °C.

Outputs can be series-connected with any other regulator. In series-connection the maximum output current is limited by the lowest current limitation, but electrically separated source voltages are needed for each regulator.

Auxiliary Functions

i Inhibit (Remote On / Off)

The inhibit input allows the switching regulator output to be disabled via a control signal. In systems with several converters, this feature can be used, for example, to control the activation sequence of the converters by a logic signal (TTL, C-MOS, etc.). An output voltage overshoot will not occur, when switching on or off.

Note: With open i-input, the output is enabled.




Fig. 7
Typical inhibit current I_{inh} versus inhibit voltage V_{inh}

Table 5: Inhibit characteristics

Characteristics		Conditions	min	typ	max	Unit
V_{inh}	Inhibit input voltage	$V_o = \text{on}$ $V_o = \text{off}$	$V_{i \min} - V_{i \max}$ $T_{C \min} - T_{C \max}$	-50 +2.4	+0.8 +50	V
t_r	Switch-on time	$V_i = V_{i \text{ nom}}$		130		ms
t_f	Switch-off time	$R_L = V_{o \text{ nom}} / I_{o \text{ nom}}$		25		
$I_{i \text{ inh}}$	Input current when inhibited	$V_i = V_{i \text{ nom}}$		25		mA




Fig. 8
Definition of I_{inh} and V_{inh}




Fig. 9
Output response as a function of inhibit signal

LED Output Voltage Indicator

An LED indicator (yellow for PSC, green for PSL) is illuminated, when the output voltage is higher than approx. 3 V.

R Output Voltage Adjust

Note: With open R input, $V_o \approx V_{o \text{ nom}}$.

The output voltage V_o can either be adjusted with an external voltage source (V_{ext}) or with an external resistor (R_{ext1} or R_{ext2}). The adjustment range is 0 – 108% of $V_{o \text{ nom}}$. The minimum differential voltage $\Delta V_{\text{io min}}$ between input and output (see *Electrical Input Data*) should be maintained.

a) $V_o = 0 - V_{o \text{ max}}$, using V_{ext} between R and G (Go– for PSL):

$$V_{\text{ext}} \approx 2.5 \text{ V} \cdot \frac{V_o}{V_{o \text{ nom}}} \quad V_o \approx V_{o \text{ nom}} \cdot \frac{V_{\text{ext}}}{2.5 \text{ V}}$$

Caution: To prevent damage, V_{ext} should not exceed 20 V, nor be negative.

b) $V_o = 0$ to $V_{o \text{ nom}}$, using R_{ext1} between R and G (Go– for PSL):

$$R_{\text{ext1}} \approx \frac{4000 \Omega \cdot V_o}{V_{o \text{ nom}} - V_o} \quad V_o \approx \frac{V_{o \text{ nom}} \cdot R_{\text{ext1}}}{R_{\text{ext1}} + 4000 \Omega}$$

c) $V_o = V_{o \text{ nom}}$ to $V_{o \text{ max}}$, using R_{ext2} between R and G (Go– for PSL):

$$R_{\text{ext2}} \approx \frac{4000 \Omega \cdot V_o \cdot (V_{o \text{ nom}} - 2.5 \text{ V})}{2.5 \text{ V} \cdot (V_o - V_{o \text{ nom}})}$$

$$V_o \approx \frac{V_{o \text{ nom}} \cdot 2.5 \text{ V} \cdot R_{\text{ext2}}}{2.5 \text{ V} \cdot (R_{\text{ext2}} + 4000 \Omega) - V_{o \text{ nom}} \cdot 4000 \Omega}$$

Caution: To prevent damage, R_{ext2} should never be less than 47 k Ω .




Fig. 10
Voltage adjustment via R-input

Electromagnetic Compatibility (EMC)

Electromagnetic Immunity

General condition: Case not earthed.

Table 6: Immunity type tests

Phenomenon	Standard	Class Level	Coupling mode ¹	Value applied	Waveform	Source Imped.	Test procedure	In oper.	Perf. crit. ²
Voltage surge ³	IEC 60571-1	3	i/c, +i/-i	800 V _p	100 µs	100 Ω	1 pos. and 1 neg. surge per coupling mode	yes	B
				1500 V _p	50 µs				
				3000 V _p	5 µs				
				4000 V _p	1 µs				
				7000 V _p	100 ns				
Electrostatic discharge	IEC/EN 61000-4-2	4 ³ 2 ⁴	contact discharge to case	8000 V _p ³ 4000 V _p ⁴	1/50 ns	330 Ω	10 positive and 10 negative discharges	yes	A ⁵
Electromagnetic field	IEC/EN 61000-4-3	3 ³ 2 ⁴	antenna	10 V/m ³ 3 V/m ⁴	AM 80% 1 kHz		80 – 1000 MHz	yes	A
Electrical fast transients/burst	IEC/EN 61000-4-4	3	i/c, +i/-i	2000 V _p	bursts of 5/50 ns 5 kHz rep. rate transients with 15 ms burst duration and a 300 ms period	50 Ω	60 s positive 60 s negative transients per coupling mode	yes	A ⁵ , B ⁴
Surges	IEC/EN 61000-4-5	2 ³	i/c	1000 V _p	1.2/50 µs	12 Ω	5 pos. and 5 neg. surges per coupling mode	yes	B ⁵
		2 ³	+i/-i	500 V _p		2 Ω			
Conducted disturbances	IEC/EN 61000-4-6	3 ³ 2 ⁴	i, o, signal wires	10 VAC ³ 3 VAC ⁴	AM 80% 1 kHz	150 Ω	0.15 – 80 MHz	yes	A

¹ i = input, o = output, c = case.

² A = Normal operation, no deviation from specifications, B = Normal operation, temporary loss of function or deviation from specs possible

³ Not applicable for -2 models

⁴ Valid for -2 models

⁵ Option L necessary; with option C, manual reset might be necessary.

Electromagnetic Emission

For emission levels refer to *Electrical Input Data*.




Fig. 11
 Typical disturbance voltage (quasi-peak) at
 the input according to EN 55011, measured at
 $V_{i\text{ nom}}$ and $I_{o\text{ nom}}$.

Immunity to Environmental Conditions

Table 7: Mechanical and climatic stress

Test Method		Standard	Test Conditions		Status
Cab	Damp heat steady state	IEC/EN 60068-2-78 MIL-STD-810D section 507.2	Temperature: Relative humidity: Duration:	40 ±2 °C 93 +2/-3 % 56 days	Regulator not operating
Ea	Shock (half-sinusoidal)	IEC/EN 60068-2-27 MIL-STD-810D section 516.3	Acceleration amplitude: Bump duration: Number of bumps:	50 g _n = 490 m/s ² 11 ms 18 (3 each direction)	Regulator operating
Eb	Bump (half-sinusoidal)	IEC/EN 60068-2-29 MIL-STD-810D section 516.3	Acceleration amplitude: Bump duration: Number of bumps:	25 g _n = 245 m/s ² 11 ms 6000 (1000 each direction)	Regulator operating
Fc	Vibration (sinusoidal)	IEC/EN 60068-2-6 MIL-STD-810D section 514.3	Acceleration amplitude: Frequency (1 Oct/min): Test duration:	0.35 mm (10 – 60 Hz) 5 g _n = 49 m/s ² (60 – 2000 Hz) 10 – 2000 Hz 7.5 h (2.5 h each axis)	Regulator operating
Fda	Random vibration wide band Reproducibility high	IEC/EN 60068-2-35 DIN 40046 part 23	Acceleration spectral density: Frequency band: Acceleration magnitude: Test duration:	0.05 g ² /Hz 20 – 500 Hz 4.9 g _{rms} 3 h (1 h each axis)	Regulator operating
Kb	Salt mist, cyclic (sodium chloride NaCl solution)	IEC/EN 60068-2-52	Concentration: Duration: Storage: Storage duration: Number of cycles:	5% (30 °C) 2 h per cycle 40 °C, 93% rel. humidity 22 h per cycle 3	Regulator not operating

Temperatures

Table 8: Temperature specifications, valid for an air pressure of 800 - 1200 hPa (800 - 1200 mbar)

Temperature		-2		-7		-9 (Option)		Unit
Characteristics	Conditions	min	max	min	max	min	max	
T _A Ambient temperature ¹	Regulator operating	-10	50	-25	71	-40	71	°C
T _C Case temperature		-10	80	-25	95	-40	95	
T _S Storage temperature ¹	Non operational	-25	100	-40	100	-55	100	

¹ See *Thermal Considerations* and *Overtemperature Protection*.

Reliability

Table 9: Typical MTBF and device hours

MTBF	Ground Benign	Ground Fixed		Ground Mobile	Device Hours ¹
MTBF acc. to MIL-HDBK-217F	T _C = 40 °C	T _C = 40 °C	T _C = 70 °C	T _C = 50 °C	2 800 000 h
	660 000 h	143 000 h	81 000 h	68 000 h	

¹ Statistical values, based on an average of 4300 working hours per year and in general field use

Mechanical Data

PSC models

Dimensions in mm.




Fig. 12
Case C03, weight 440 g
Aluminium, black finish and
self cooling

PSL models

The regulators are designed to be inserted into a DIN-rack according to IEC 60297-3. Dimensions in mm.




Fig. 13
Case L04, weight 550 g
Aluminium, fully enclosed, black finish EP
powder-coated, and self cooling

Safety and Installation Instructions

Pin Allocation

The pins of PSC models are printed onto the case of the regulator.

The pin allocation of PSL models is shown in the table below:

Table 10: H11 connector pin allocation (PSL models)

Electrical Determination	Type H11	
	Pin No.	Design.
R-input (or inhibit input) ¹	2	R (i)
Undervoltage monitor (Option D)	5	D
Output voltage (negative)	8	Go–
Output voltage (negative)	11	Go–
Output voltage(positive)	14	Vo+
Output voltage (positive)	17	Vo+
Input voltage (negative)	20	Gi–
Input voltage (negative)	23	Gi–
Input voltage (positive)	26	Vi+
Input voltage (positive)	29	Vi+
Protective ground (leading pin)	32	⊕

¹ R-input is used for the inhibit function. Consequently, option R and i exclude each other.

Installation Instruction

Installation must strictly follow the national safety regulations in compliance with the enclosure, mounting, creepage, clearance, casualty, markings, and segregation requirements of the end-use application.

Check for hazardous voltages before connecting. Connections of PSC models can be made using fast-on or soldering technique. PSL models should be plugged into a DIN-rack

The input and the output circuit are not separated, i.e., the negative path is internally interconnected.

The regulators should be connected to a secondary circuit.

Do not open the regulator !

Ensure that a unit failure (e.g., by an internal short-circuit) does not result in a hazardous condition.

Cleaning Liquids

In order to avoid possible damage, any penetration of cleaning fluids must be prevented, since the power supplies are not hermetically sealed.

Protection Degree

The protection degree is IP 30 (IP 20, if equipped with option P, D, or D1). It applies only, if the regulator is plugged-in or the matching female connector is properly attached.

Standards and Approvals

All switching regulators are class-I equipment and have been approved according to UL 60950, CSA 60950, and IEC/EN 60950-1 2nd Ed.

The regulators have been evaluated for:

- Building in
- The use in a pollution degree 2 environment
- Connecting the input to a secondary circuit, which is subject to a maximum transient rating of 1500 V.

The switching regulators are subject to manufacturing surveillance in accordance with the above mentioned standards and with ISO 9001:2000.

Isolation

The resistance of the protective earth connection (max. 0.1 Ω) is tested only for PSL models.

PSC models: Electric strength test voltage between input connected with output against case: 2200 VDC, ≥ 1 s (for some PSC models only with version V103 or higher).

PSL models: The electric strength between the input, interconnected with the output, and the case is tested with 500 VDC (all -2 models), 750 VDC (models with $V_{i\max} = 80$ V), or 1500 VDC (models with $V_{i\max} = 144$) during ≥ 1 s.

These tests are performed in the factory as routine test in accordance with EN 50116 and IEC/EN 60950. The electric strength test should not be repeated by the customer.

Railway Application

The regulators have been developed observing the railway standards EN 50155 and EN 50121. All boards are coated with a protective lacquer.

Description of Options

-9 Extended Temperature Range

This option defines an extended temperature range as specified in table 8.

P Potentiometer

Note: Option P is not recommended, if several regulators are operated in parallel connection.

Option P excludes R function; the R-input (pin 16) should be left open-circuit. The output voltage V_o can be adjusted in the range 90 – 110% of $V_{o\text{ nom}}$.

However, the minimum differential voltage $\Delta V_{i o \text{ min}}$ between input and output specified in *Electrical Input Data* should be observed.

L Input Filter

Option L is recommended to reduce superimposed interference voltages and to prevent oscillations, if input lines exceed the length of approx. 5 m in total. The fundamental wave (approx. 120 kHz) of the reduced interference voltage between V_i+ and G_i- has, with an input line inductance of 5 μH , a maximum magnitude of 4 mVAC.

The input impedance of the switching regulator at 120 kHz is about 3.5 Ω . The harmonics are small in comparison with the fundamental wave.

With option L, the maximum permissible additionally superimposed ripple v_i of the input voltage (rectifier mode) at a specified input frequency f_i has the following values:

$$V_{i \text{ max}} = 10 V_{pp} \text{ at } 100 \text{ Hz or } V_{pp} = 1000 \text{ Hz}/f_i \cdot 1V$$

C Thyristor Crowbar

Option C protects the load against power supply malfunction. It is not designed to sink external currents. A fixed-value monitoring circuit checks the output voltage V_o . When the trigger voltage $V_{o c}$ is reached, the thyristor crowbar triggers and disables the output. It can be deactivated by removal of the input voltage. In case of a defect switching transistor, the internal fuse prevents excessive current.

Type of the fuse:

- Regulators with $I_{o \text{ nom}} = 6 \text{ A}$: 6.3 A / 250 V, slow, 5 × 20 mm
- Regulators with $I_{o \text{ nom}} > 6 \text{ A}$: 16 A / 250 V, slow, 5 × 20 mm

Note: The crowbar can be reset by removal of the input voltage only. The inhibit signal cannot deactivate the thyristor.

Table 11: Crowbar trigger levels

Characteristics	Conditions	$V_o = 5.1 \text{ V}$			$V_o = 12 \text{ V}$			$V_o = 15 \text{ V}$			$V_o = 24 \text{ V}$			$V_o = 36 \text{ V}$			Unit
		min	typ	max	min	typ	max	min	typ	max	min	typ	max	min	typ	max	
$V_{o c}$	Trigger voltage	$T_{C \text{ min}} - T_{C \text{ max}}$		5.8	6.8	13.5	16	16.5	19	27	31	40	45				V
t_s	Delay time	$V_{i \text{ min}} - V_{i \text{ max}}$ $I_o = 0 - I_{o \text{ nom}}$			1.5		1.5		1.5		1.5		1.5		1.5		μs

D or D1 Input/Output Undervoltage Monitor

Note: Output instead of input undervoltage monitor is available on request (Option D1).

Terminal D and G_o- are connected to a normally conducting field effect transistor (JFET). A 0.5 W Zener diode protects against overvoltages.

The switching characteristics of the option D output are shown in fig. Definition of V_t and V_H .




Fig. 14

Test circuit with definition of voltage V_D and current I_D




Fig. 15

Definition of V_t and V_H

Table 12: Data of option D

Characteristics		Conditions	PSC/PSL			Unit
			min	typ	max	
$V_{D \text{ low}}$	Low impedance	$V_i < V_t, I_D \leq 2.5 \text{ mA}$	0.8			V
$V_{D \text{ high}}$	High impedance	$V_i > V_t + V_H, I_D > 25 \text{ mA}$	4.75			
$t_{\text{low min}}$	Min. durat. $V_{D \text{ low}}$		30			ms
$t_{D f}$	Response to $V_{D \text{ low}}$		1			ms
I_D	Current through D		20			mA

The voltage V_t can be externally adjusted by a trim potentiometer. The hysteresis V_H of V_t is $<2\%$. Pin D stays low for a minimum time $t_{low\ min}$, in order to prevent any oscillation. V_t can be set to a value between $V_{i\ min}$ and $V_{i\ max}$. Note that the JFET becomes conductive, when V_D exceeds approx. 7 V.

K Connector Coding Strip

For PSL models only.

G RoHS Compliance

Models with G are RoHS-compliant for all six substances.

Accessories

A variety of electrical and mechanical accessories are available including:

- Battery sensor [S-KSMH...] for using the regulator as battery charger. Different cell characteristics can be selected; see fig. 16 and the Temperature Sensors Data Sheet BCD20024 on our web site.




Fig. 16
Battery temperature sensors




Fig. 17
Isolation pad HZZ01206-G
(ISOLATIONC,C03)
0.3 mm thick

Accessories suitable for PSC models

- PCB isolation pads for easy and safe PCB-mounting; see fig. 17.
- Solder-tags for direct mounting of the regulator to a PCB board; see fig. 18.
- Ring core chokes for ripple and interference reduction; see fig. 19.




Fig. 18
Solder tag HZZ01204-G
(LOETGABEL(10x))
Delivery content: 10 pieces



Fig. 19
Different filters



Fig. 20
Different mating connectors,
including code key system

Accessories suitable for PSL models:

- Various mating connectors H11, including screw, solder, fast-on, or press-fit terminals; see fig. 20 and the data sheet Cassette Style Mating Connectors BCD20022 on our web site.
- Code key system for connector coding CODIERKEIL(5X)
- Various front panels for 19" racks with 3U height, Schroff or Intermas

For additional accessory product information, see the accessory data sheets listed with each product series or individual model listing at www.belpowersolutions.com/power.



Fig. 21
Different front
panels

NUCLEAR AND MEDICAL APPLICATIONS - These products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

www.belpowersolutions.com/power

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Bel Power Solutions:

[PSC-368-9-IR](#) [PSC248-7iR](#) [PSC5A10-7iR](#) [PSC126-7iR](#) [PSL248-7RC](#) [PSC248-9iR](#) [PSC128-7iR](#) [PSC368-7iR](#)
[PSC5A10-9LIRC](#) [PSC366-7iR](#) [PSL128-9R](#) [PSL368-7R](#) [PSL246-9LR](#) [PSC158-9LIRC](#) [PSC5A11-2](#) [PSC156-9iR](#)
[PSL248-7R](#) [PSC248-9IRG](#) [PSL126-9RG](#) [PSC486-9IRG](#) [PSC368-9IRG](#) [PSL158-7I](#) [PSL5A12-9RG](#) [PSC5A12-9IRG](#)
[PSC5A12-9G](#) [PSC246-9IRG](#) [PSL5A10-9RG](#)