

# 72-Mbit (2M × 36) Pipelined Sync SRAM

## Features

- Supports bus operation up to 200 MHz
- Available speed grades are 200 and 167 MHz
- Registered inputs and outputs for pipelined operation
- 3.3 V core power supply
- 2.5 V/3.3 V I/O operation
- Fast clock-to-output times
  - 3.0 ns (for 200 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1480V33 available in JEDEC-standard Pb-free 100-pin TQFP package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- “ZZ” Sleep Mode option

## Functional Description

The CY7C1480V33 SRAM integrates 2M × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE<sub>1</sub>), depth-expansion Chip Enables (CE<sub>2</sub> and CE<sub>3</sub>), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW<sub>X</sub>, and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of the clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle. This part supports byte write operations (see "[Pin Definitions](#)" on page 5 and "[Truth Table](#)" on page 8 for further details). Write cycles can be one to two or four bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1480V33 operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible.


For a complete list of related documentation, click [here](#).

## Selection Guide

| Description                  | 200 MHz | 167 MHz | Unit |
|------------------------------|---------|---------|------|
| Maximum Access Time          | 3.0     | 3.4     | ns   |
| Maximum Operating Current    | 500     | 450     | mA   |
| Maximum CMOS Standby Current | 120     | 120     | mA   |

**Errata:** For information on silicon errata, see "[Errata](#)" on page 21. Details include trigger conditions, devices affected, and proposed workaround.

Logic Block Diagram – CY7C1480V33




## Contents

|   |           |  |           |
|---|-----------|--|-----------|
| <b>Pin Configurations</b> .....                 | <b>4</b>  | <b>Switching Characteristics</b> .....               | <b>13</b> |
| <b>Pin Definitions</b> .....                    | <b>5</b>  | <b>Switching Waveforms</b> .....                     | <b>14</b> |
| <b>Functional Overview</b> .....                | <b>6</b>  | <b>Ordering Information</b> .....                    | <b>18</b> |
| Single Read Accesses .....                      | 6         | Ordering Code Definitions .....                      | 18        |
| Single Write Accesses Initiated by ADSP .....   | 6         | <b>Package Diagrams</b> .....                        | <b>19</b> |
| Single Write Accesses Initiated by ADSC .....   | 7         | <b>Acronyms</b> .....                                | <b>20</b> |
| Burst Sequences .....                           | 7         | <b>Document Conventions</b> .....                    | <b>20</b> |
| Sleep Mode .....                                | 7         | Units of Measure .....                               | 20        |
| Interleaved Burst Address Table .....           | 7         | <b>Errata</b> .....                                  | <b>21</b> |
| Linear Burst Address Table .....                | 7         | Part Numbers Affected .....                          | 21        |
| <b>ZZ Mode Electrical Characteristics</b> ..... | <b>7</b>  | Product Status .....                                 | 21        |
| <b>Truth Table</b> .....                        | <b>8</b>  | Ram9 Sync/NoBL ZZ Pin Issues Errata Summary .....    | 21        |
| <b>Truth Table for Read/Write</b> .....         | <b>9</b>  | <b>Document History Page</b> .....                   | <b>22</b> |
| <b>Maximum Ratings</b> .....                    | <b>10</b> | <b>Sales, Solutions, and Legal Information</b> ..... | <b>26</b> |
| <b>Operating Range</b> .....                    | <b>10</b> | Worldwide Sales and Design Support .....             | 26        |
| <b>Electrical Characteristics</b> .....         | <b>10</b> | Products .....                                       | 26        |
| <b>Capacitance</b> .....                        | <b>11</b> | PSoC® Solutions .....                                | 26        |
| <b>Thermal Resistance</b> .....                 | <b>11</b> | Cypress Developer Community .....                    | 26        |
| <b>AC Test Loads and Waveforms</b> .....        | <b>12</b> | Technical Support .....                              | 26        |

## Pin Configurations

Figure 1. 100-pin TQFP (14 x 20 x 1.4 mm) pinout [1]



**Note**

1. **Errata:** The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see "Errata" on page 21. This issue is fixed in the CY7C1480BV33 device.

## Pin Definitions

| Pin Name   | I/O                | Description   |
|--|--------------------|---|
| A <sub>0</sub> , A <sub>1</sub> , A                                  | Input-Synchronous  | <b>Address Inputs Used to Select One of the Address Locations.</b> Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , CE <sub>2</sub> , and $\overline{CE}_3$ are sampled active. A1:A0 are fed to the two-bit counter.   |
| $\overline{BW}_A, \overline{BW}_B, \overline{BW}_C, \overline{BW}_D$ | Input-Synchronous  | <b>Byte Write Select Inputs, Active LOW.</b> Qualified with $\overline{BWE}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.   |
| $\overline{GW}$  | Input-Synchronous  | <b>Global Write Enable Input, active LOW.</b> When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on $\overline{BW}_X$ and $\overline{BWE}$ ).  |
| $\overline{BWE}$   | Input-Synchronous  | <b>Byte Write Enable Input, Active LOW.</b> Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.  |
| CLK  | Input-Clock        | <b>Clock Input.</b> Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW during a burst operation.   |
| $\overline{CE}_1$  | Input-Synchronous  | <b>Chip Enable 1 Input, Active LOW.</b> Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> to select or deselect the device. ADSP is ignored if $\overline{CE}_1$ is HIGH. $\overline{CE}_1$ is sampled only when a new external address is loaded.  |
| CE <sub>2</sub>  | Input-Synchronous  | <b>Chip Enable 2 Input, Active HIGH.</b> Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and CE <sub>3</sub> to select or deselect the device. CE <sub>2</sub> is sampled only when a new external address is loaded.   |
| $\overline{CE}_3$  | Input-Synchronous  | <b>Chip Enable 3 Input, Active LOW.</b> Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and CE <sub>2</sub> to select or deselect the device. $\overline{CE}_3$ is sampled only when a new external address is loaded.  |
| OE   | Input-Asynchronous | <b>Output Enable, Asynchronous Input, Active LOW.</b> Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.   |
| ADV  | Input-Synchronous  | <b>Advance Input Signal, Sampled on the Rising Edge of CLK, Active LOW.</b> When asserted, it automatically increments the address in a burst cycle.  |
| ADSP   | Input-Synchronous  | <b>Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW.</b> When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ADSP is ignored when $\overline{CE}_1$ is deasserted HIGH.  |
| ADSC   | Input-Synchronous  | <b>Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW.</b> When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.  |
| ZZ <sup>[2]</sup>  | Input-Asynchronous | <b>ZZ “Sleep” Input, Active HIGH.</b> When asserted HIGH places the device in a non-time-critical “sleep” condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.   |
| DQs, DQPs  | I/O-Synchronous    | <b>Bidirectional Data I/O Lines.</b> As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tri-state condition. |
| V <sub>DD</sub>  | Power Supply       | <b>Power supply inputs to the core of the device.</b>   |
| V <sub>SS</sub>  | Ground             | <b>Ground for the core of the device.</b>   |
| V <sub>SSQ</sub> <sup>[3]</sup>                                      | I/O Ground         | <b>Ground for the I/O circuitry.</b>  |
| V <sub>DDQ</sub>   | I/O Power Supply   | <b>Power supply for the I/O circuitry.</b>  |

### Notes

- Errata:** The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see “Errata” on page 21. This issue is fixed in the CY7C1480BV33 device.
- Applicable for TQFP package.

**Pin Definitions** (continued)

| Pin Name | I/O                            | Description  |
|----------|--------------------------------|--|
| MODE     | Input Static                   | <b>Selects Burst Order.</b> When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode Pin has an internal pull up. |
| TDO      | JTAG Serial Output Synchronous | <b>Serial data-out to the JTAG circuit.</b> Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be disconnected. This pin is not available on TQFP packages.   |
| TDI      | JTAG Serial Input Synchronous  | <b>Serial data-In to the JTAG circuit.</b> Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.   |
| TMS      | JTAG Serial Input Synchronous  | <b>Serial data-In to the JTAG circuit.</b> Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.   |
| TCK      | JTAG Clock                     | <b>Clock input to the JTAG circuitry.</b> If the JTAG feature is not used, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.  |
| NC       | –                              | <b>No Connects.</b> Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.  |

**Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 3.0 ns (200 MHz device).

The CY7C1480V33 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select ( $BW_X$ ) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) provide easy bank selection and output tri-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

**Single Read Accesses**

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2)  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$  are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if  $\overline{CE}_1$  is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to

propagate through the output register and onto the data bus within 3.0 ns (250-MHz device) if  $\overline{OE}$  is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the  $\overline{OE}$  signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately.

**Single Write Accesses Initiated by ADSP**

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2)  $\overline{CE}_1$ ,  $CE_2$ ,  $CE_3$  are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and  $BW_X$ ) and ADV inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If GW is HIGH, then the write operation is controlled by BWE and  $BW_X$  signals.

The CY7C1480V33 provides byte write capability that is described in the "Truth Table for Read/Write" on page 9. Asserting the Byte Write Enable input (BWE) with the selected Byte Write ( $BW_X$ ) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1480V33 is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of  $\overline{OE}$ .

### Single Write Accesses Initiated by $\overline{\text{ADSC}}$

$\overline{\text{ADSC}}$  Write accesses are initiated when the following conditions are satisfied: (1)  $\overline{\text{ADSC}}$  is asserted LOW, (2)  $\overline{\text{ADSP}}$  is deasserted HIGH, (3)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (4) the appropriate combination of the Write inputs ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_x$ ) are asserted active to conduct a Write to the desired byte(s).  $\overline{\text{ADSC}}$ -triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The  $\overline{\text{ADV}}$  input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1480V33 is a common I/O device, the Output Enable ( $\overline{\text{OE}}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of  $\overline{\text{OE}}$ .

### Burst Sequences

The CY7C1480V33 provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting  $\overline{\text{ADV}}$  LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation “sleep” mode. Two clock cycles are required to enter into or exit from this “sleep” mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the “sleep” mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the “sleep” mode.  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$ ,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADSC}}$  must remain inactive for the duration of  $t_{\text{ZZREC}}$  after the ZZ input returns LOW.

### Interleaved Burst Address Table

(MODE = Floating or  $V_{\text{DD}}$ )

| First Address A1:A0 | Second Address A1:A0 | Third Address A1:A0 | Fourth Address A1:A0 |
|---------------------|----------------------|---------------------|----------------------|
| 00                  | 01                   | 10                  | 11                   |
| 01                  | 00                   | 11                  | 10                   |
| 10                  | 11                   | 00                  | 01                   |
| 11                  | 10                   | 01                  | 00                   |

### Linear Burst Address Table

(MODE = GND)

| First Address A1:A0 | Second Address A1:A0 | Third Address A1:A0 | Fourth Address A1:A0 |
|---------------------|----------------------|---------------------|----------------------|
| 00                  | 01                   | 10                  | 11                   |
| 01                  | 10                   | 11                  | 00                   |
| 10                  | 11                   | 00                  | 01                   |
| 11                  | 00                   | 01                  | 10                   |

## ZZ Mode Electrical Characteristics

| Parameter          | Description                       | Test Conditions                                | Min               | Max               | Unit |
|--------------------|-----------------------------------|--|-------------------|-------------------|------|
| $I_{\text{DDZZ}}$  | Sleep mode standby current        | $\text{ZZ} \geq V_{\text{DD}} - 0.2 \text{ V}$ | –                 | 120               | mA   |
| $t_{\text{ZZS}}$   | Device operation to ZZ            | $\text{ZZ} \geq V_{\text{DD}} - 0.2 \text{ V}$ | –                 | $2t_{\text{CYC}}$ | ns   |
| $t_{\text{ZZREC}}$ | ZZ recovery time                  | $\text{ZZ} \leq 0.2 \text{ V}$                 | $2t_{\text{CYC}}$ | –                 | ns   |
| $t_{\text{ZZI}}$   | ZZ Active to Sleep current        | This parameter is sampled                      | –                 | $2t_{\text{CYC}}$ | ns   |
| $t_{\text{RZZI}}$  | ZZ Inactive to exit Sleep current | This parameter is sampled                      | 0                 | –                 | ns   |



### Truth Table

The Truth Table for CY7C1480V33 follows. [4, 5, 6, 7, 8]

| Operation                   | Add. Used | $\overline{CE}_1$ | $CE_2$ | $\overline{CE}_3$ | ZZ | $\overline{ADSP}$ | $\overline{ADSC}$ | $\overline{ADV}$ | $\overline{WRITE}$ | $\overline{OE}$ | CLK | DQ        |
|-----------------------------|-----------|-------------------|--------|-------------------|----|-------------------|-------------------|------------------|--------------------|-----------------|-----|-----------|
| Deselect Cycle, Power Down  | None      | H                 | X      | X                 | L  | X                 | L                 | X                | X                  | X               | L-H | Tri-State |
| Deselect Cycle, Power Down  | None      | L                 | L      | X                 | L  | L                 | X                 | X                | X                  | X               | L-H | Tri-State |
| Deselect Cycle, Power Down  | None      | L                 | X      | H                 | L  | L                 | X                 | X                | X                  | X               | L-H | Tri-State |
| Deselect Cycle, Power Down  | None      | L                 | L      | X                 | L  | H                 | L                 | X                | X                  | X               | L-H | Tri-State |
| Deselect Cycle, Power Down  | None      | L                 | X      | H                 | L  | H                 | L                 | X                | X                  | X               | L-H | Tri-State |
| Sleep Mode, Power Down      | None      | X                 | X      | X                 | H  | X                 | X                 | X                | X                  | X               | X   | Tri-State |
| READ Cycle, Begin Burst     | External  | L                 | H      | L                 | L  | L                 | X                 | X                | X                  | L               | L-H | Q         |
| READ Cycle, Begin Burst     | External  | L                 | H      | L                 | L  | L                 | X                 | X                | X                  | H               | L-H | Tri-State |
| WRITE Cycle, Begin Burst    | External  | L                 | H      | L                 | L  | H                 | L                 | X                | L                  | X               | L-H | D         |
| READ Cycle, Begin Burst     | External  | L                 | H      | L                 | L  | H                 | L                 | X                | H                  | L               | L-H | Q         |
| READ Cycle, Begin Burst     | External  | L                 | H      | L                 | L  | H                 | L                 | X                | H                  | H               | L-H | Tri-State |
| READ Cycle, Continue Burst  | Next      | X                 | X      | X                 | L  | H                 | H                 | L                | H                  | L               | L-H | Q         |
| READ Cycle, Continue Burst  | Next      | X                 | X      | X                 | L  | H                 | H                 | L                | H                  | H               | L-H | Tri-State |
| READ Cycle, Continue Burst  | Next      | H                 | X      | X                 | L  | X                 | H                 | L                | H                  | L               | L-H | Q         |
| READ Cycle, Continue Burst  | Next      | H                 | X      | X                 | L  | X                 | H                 | L                | H                  | H               | L-H | Tri-State |
| WRITE Cycle, Continue Burst | Next      | X                 | X      | X                 | L  | H                 | H                 | L                | L                  | X               | L-H | D         |
| WRITE Cycle, Continue Burst | Next      | H                 | X      | X                 | L  | X                 | H                 | L                | L                  | X               | L-H | D         |
| READ Cycle, Suspend Burst   | Current   | X                 | X      | X                 | L  | H                 | H                 | H                | H                  | L               | L-H | Q         |
| READ Cycle, Suspend Burst   | Current   | X                 | X      | X                 | L  | H                 | H                 | H                | H                  | H               | L-H | Tri-State |
| READ Cycle, Suspend Burst   | Current   | H                 | X      | X                 | L  | X                 | H                 | H                | H                  | L               | L-H | Q         |
| READ Cycle, Suspend Burst   | Current   | H                 | X      | X                 | L  | X                 | H                 | H                | H                  | H               | L-H | Tri-State |
| WRITE Cycle,Suspend Burst   | Current   | X                 | X      | X                 | L  | H                 | H                 | H                | L                  | X               | L-H | D         |
| WRITE Cycle,Suspend Burst   | Current   | H                 | X      | X                 | L  | X                 | H                 | H                | L                  | X               | L-H | D         |

**Notes**

4. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
5.  $\overline{WRITE} = L$  when any one or more Byte Write enable signals and  $\overline{BWE} = L$  or  $\overline{GW} = L$ .  $\overline{WRITE} = H$  when all Byte write enable signals,  $\overline{BWE}, \overline{GW} = H$ .
6. The DQ pins are controlled by the current cycle and the  $\overline{OE}$  signal.  $\overline{OE}$  is asynchronous and is not sampled with the clock.
7. The SRAM always initiates a read cycle when  $\overline{ADSP}$  is asserted, regardless of the state of  $\overline{GW}, \overline{BWE},$  or  $\overline{BW}_x$ . Writes may occur only on subsequent clocks after the  $\overline{ADSP}$  or with the assertion of  $\overline{ADSC}$ . As a result,  $\overline{OE}$  must be driven HIGH before the start of the write cycle to allow the outputs to tri-state.  $\overline{OE}$  is a "don't care" for the remainder of the write cycle.
8.  $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when  $\overline{OE}$  is inactive or when the device is deselected, and all data bits behave as output when  $\overline{OE}$  is active (LOW).



## Truth Table for Read/Write

The following is a Truth Table for Read/Write for the CY7C1480V33. <sup>[9]</sup>

| Function   | $\overline{GW}$ | $\overline{BWE}$ | $\overline{BW}_D$ | $\overline{BW}_C$ | $\overline{BW}_B$ | $\overline{BW}_A$ |
|--|-----------------|------------------|-------------------|-------------------|-------------------|-------------------|
| Read   | H               | H                | X                 | X                 | X                 | X                 |
| Read   | H               | L                | H                 | H                 | H                 | H                 |
| Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> ) | H               | L                | H                 | H                 | H                 | L                 |
| Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> ) | H               | L                | H                 | H                 | L                 | H                 |
| Write Bytes B, A                                       | H               | L                | H                 | H                 | L                 | L                 |
| Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> ) | H               | L                | H                 | L                 | H                 | H                 |
| Write Bytes C, A                                       | H               | L                | H                 | L                 | H                 | L                 |
| Write Bytes C, B                                       | H               | L                | H                 | L                 | L                 | H                 |
| Write Bytes C, B, A                                    | H               | L                | H                 | L                 | L                 | L                 |
| Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> ) | H               | L                | L                 | H                 | H                 | H                 |
| Write Bytes D, A                                       | H               | L                | L                 | H                 | H                 | L                 |
| Write Bytes D, B                                       | H               | L                | L                 | H                 | L                 | H                 |
| Write Bytes D, B, A                                    | H               | L                | L                 | H                 | L                 | L                 |
| Write Bytes D, C                                       | H               | L                | L                 | L                 | H                 | H                 |
| Write Bytes D, C, A                                    | H               | L                | L                 | L                 | H                 | L                 |
| Write Bytes D, C, B                                    | H               | L                | L                 | L                 | L                 | H                 |
| Write All Bytes  | H               | L                | L                 | L                 | L                 | L                 |
| Write All Bytes  | L               | X                | X                 | X                 | X                 | X                 |

**Note**

9. The DQ pins are controlled by the current cycle and the  $\overline{OE}$  signal.  $\overline{OE}$  is asynchronous and is not sampled with the clock.

## Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ..... -65 °C to +150 °C

Ambient Temperature  
with Power Applied ..... -55 °C to +125 °C

Supply Voltage  
on V<sub>DD</sub> Relative to GND ..... -0.3 V to +4.6 V

Supply Voltage  
on V<sub>DDQ</sub> Relative to GND ..... -0.3 V to +V<sub>DD</sub>

DC Voltage Applied to Outputs  
in Tri-State ..... -0.5 V to V<sub>DDQ</sub> + 0.5 V

DC Input Voltage ..... -0.5 V to V<sub>DD</sub> + 0.5 V

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage  
(MIL-STD-883, Method 3015) ..... > 2001 V

Latch-up Current ..... > 200 mA

## Operating Range

| Range      | Ambient Temperature | V <sub>DD</sub>    | V <sub>DDQ</sub>              |
|------------|---------------------|--------------------|-------------------------------|
| Commercial | 0 °C to +70 °C      | 3.3 V - 5% / + 10% | 2.5 V - 5% to V <sub>DD</sub> |

## Electrical Characteristics

Over the Operating Range

| Parameter <sup>[10, 11]</sup> | Description                                   | Test Conditions  | Min                   | Max                     | Unit |    |
|-------------------------------|---|--|-----------------------|-------------------------|------|----|
| V <sub>DD</sub>               | Power Supply Voltage                          |  | 3.135                 | 3.6                     | V    |    |
| V <sub>DDQ</sub>              | I/O Supply Voltage                            | For 3.3 V I/O  | 3.135                 | V <sub>DD</sub>         | V    |    |
|                               |   | For 2.5 V I/O  | 2.375                 | 2.625                   | V    |    |
| V <sub>OH</sub>               | Output HIGH Voltage                           | For 3.3 V I/O, I <sub>OH</sub> = -4.0 mA   | 2.4                   | -                       | V    |    |
|                               |   | For 2.5 V I/O, I <sub>OH</sub> = -1.0 mA   | 2.0                   | -                       | V    |    |
| V <sub>OL</sub>               | Output LOW Voltage                            | For 3.3 V I/O, I <sub>OL</sub> = 8.0 mA  | -                     | 0.4                     | V    |    |
|                               |   | For 2.5 V I/O, I <sub>OL</sub> = 1.0 mA  | -                     | 0.4                     | V    |    |
| V <sub>IH</sub>               | Input HIGH Voltage <sup>[10]</sup>            | For 3.3 V I/O  | 2.0                   | V <sub>DD</sub> + 0.3 V | V    |    |
|                               |   | For 2.5 V I/O  | 1.7                   | V <sub>DD</sub> + 0.3 V | V    |    |
| V <sub>IL</sub>               | Input LOW Voltage <sup>[10]</sup>             | For 3.3 V I/O  | -0.3                  | 0.8                     | V    |    |
|                               |   | For 2.5 V I/O  | -0.3                  | 0.7                     | V    |    |
| I <sub>X</sub>                | Input Leakage Current except ZZ and MODE      | GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>  | -5                    | 5                       | μA   |    |
|                               | Input Current of MODE                         | Input = V <sub>SS</sub>  | -30                   | -                       | μA   |    |
|                               |   | Input = V <sub>DD</sub>  | -                     | 5                       | μA   |    |
|                               | Input Current of ZZ                           | Input = V <sub>SS</sub>  | -5                    | -                       | μA   |    |
| Input = V <sub>DD</sub>       |   | -  | 30                    | μA                      |      |    |
| I <sub>OZ</sub>               | Output Leakage Current                        | GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub> , Output Disabled  | -5                    | 5                       | μA   |    |
| I <sub>DD</sub>               | V <sub>DD</sub> Operating Supply Current      | V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>  | 5.0-ns cycle, 200 MHz | -                       | 500  | mA |
|                               |   |  | 6.0-ns cycle, 167 MHz | -                       | 450  | mA |
| I <sub>SB1</sub>              | Automatic CE Power Down Current – TTL Inputs  | V <sub>DD</sub> = Max, Device Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub> = 1/t <sub>CYC</sub> | 5.0-ns cycle, 200 MHz | -                       | 245  | mA |
|                               |   |  | 6.0-ns cycle, 167 MHz | -                       | 245  | mA |
| I <sub>SB2</sub>              | Automatic CE Power Down Current – CMOS Inputs | V <sub>DD</sub> = Max, Device Deselected, V <sub>IN</sub> ≤ 0.3 V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> - 0.3 V, f = 0                                       | -                     | 120                     | mA   |    |

### Notes

10. Overshoot: V<sub>IH(AC)</sub> < V<sub>DD</sub> + 1.5 V (Pulse width less than t<sub>CYC</sub>/2). Undershoot: V<sub>IL(AC)</sub> > -2V (Pulse width less than t<sub>CYC</sub>/2).

11. Power up: Assumes a linear ramp from 0 V to V<sub>DD(min.)</sub> within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.

**Electrical Characteristics** (continued)

Over the Operating Range

| Parameter <sup>[10, 11]</sup> | Description                                   | Test Conditions  | Min                   | Max | Unit |    |
|-------------------------------|---|--|-----------------------|-----|------|----|
| I <sub>SB3</sub>              | Automatic CE Power Down Current – CMOS Inputs | V <sub>DD</sub> = Max, Device Deselected, V <sub>IN</sub> ≤ 0.3 V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> – 0.3 V, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub> | 5.0-ns cycle, 200 MHz | –   | 245  | mA |
|                               |   |  | 6.0-ns cycle, 167 MHz | –   | 245  | mA |
| I <sub>SB4</sub>              | Automatic CE Power Down Current – TTL Inputs  | V <sub>DD</sub> = Max, Device Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = 0                                   | –                     | 135 | mA   |    |

**Capacitance**

| Parameter <sup>[12]</sup> | Description               | Test Conditions  | 100-pin TQFP Max | Unit |
|---------------------------|---------------------------|--|------------------|------|
| C <sub>ADDRESS</sub>      | Address input capacitance | T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 2.5 V | 6                | pF   |
| C <sub>DATA</sub>         | Data input capacitance    |  | 5                | pF   |
| C <sub>CTRL</sub>         | Control input capacitance |  | 8                | pF   |
| C <sub>CLK</sub>          | Clock input capacitance   |  | 6                | pF   |
| C <sub>I/O</sub>          | Input/Output capacitance  |  | 5                | pF   |

**Thermal Resistance**


| Parameter <sup>[12]</sup> | Description                              | Test Conditions   | 100-pin TQFP Package | Unit |
|---------------------------|--|---|----------------------|------|
| Θ <sub>JA</sub>           | Thermal resistance (junction to ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, according to EIA/JESD51. | 24.63                | °C/W |
| Θ <sub>JC</sub>           | Thermal resistance (junction to case)    |   | 2.28                 | °C/W |

**Note**

12. Tested initially and after any design or process change that may affect these parameters.

## AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



## Switching Characteristics

Over the Operating Range

| Parameter <sup>[13, 14]</sup>        | Description  | 200 MHz |     | 167 MHz |     | Unit |
|--------------------------------------|--|---------|-----|---------|-----|------|
|                                      |  | Min     | Max | Min     | Max |      |
| t <sub>POWER</sub>                   | V <sub>DD</sub> (Typical) to the First Access <sup>[15]</sup>                | 1       | –   | 1       | –   | ms   |
| <b>Clock</b>                         |  |         |     |         |     |      |
| t <sub>CYC</sub>                     | Clock Cycle Time   | 5.0     | –   | 6.0     | –   | ns   |
| t <sub>CH</sub>                      | Clock HIGH   | 2.0     | –   | 2.4     | –   | ns   |
| t <sub>CL</sub>                      | Clock LOW  | 2.0     | –   | 2.4     | –   | ns   |
| <b>Output Times</b>                  |  |         |     |         |     |      |
| t <sub>CO</sub>                      | Data Output Valid After CLK Rise   | –       | 3.0 | –       | 3.4 | ns   |
| t <sub>DOH</sub>                     | Data Output Hold After CLK Rise  | 1.3     | –   | 1.5     | –   | ns   |
| t <sub>CLZ</sub>                     | Clock to Low Z <sup>[16, 17, 18]</sup>                                       | 1.3     | –   | 1.5     | –   | ns   |
| t <sub>CHZ</sub>                     | Clock to High Z <sup>[16, 17, 18]</sup>                                      | –       | 3.0 | –       | 3.4 | ns   |
| t <sub>OE<math>\bar{V}</math></sub>  | $\overline{OE}$ LOW to Output Valid  | –       | 3.0 | –       | 3.4 | ns   |
| t <sub>OE<math>\bar{L}</math>Z</sub> | $\overline{OE}$ LOW to Output Low Z <sup>[16, 17, 18]</sup>                  | 0       | –   | 0       | –   | ns   |
| t <sub>OE<math>\bar{H}</math>Z</sub> | $\overline{OE}$ HIGH to Output High Z <sup>[16, 17, 18]</sup>                | –       | 3.0 | –       | 3.4 | ns   |
| <b>Setup Times</b>                   |  |         |     |         |     |      |
| t <sub>AS</sub>                      | Address Setup Before CLK Rise  | 1.4     | –   | 1.5     | –   | ns   |
| t <sub>ADS</sub>                     | $\overline{ADSC}$ , $\overline{ADSP}$ Setup Before CLK Rise                  | 1.4     | –   | 1.5     | –   | ns   |
| t <sub>ADVS</sub>                    | $\overline{ADV}$ Setup Before CLK Rise                                       | 1.4     | –   | 1.5     | –   | ns   |
| t <sub>WES</sub>                     | $\overline{GW}$ , $\overline{BWE}$ , $\overline{BW}_X$ Setup Before CLK Rise | 1.4     | –   | 1.5     | –   | ns   |
| t <sub>DS</sub>                      | Data Input Setup Before CLK Rise   | 1.4     | –   | 1.5     | –   | ns   |
| t <sub>CES</sub>                     | Chip Enable Setup Before CLK Rise  | 1.4     | –   | 1.5     | –   | ns   |
| <b>Hold Times</b>                    |  |         |     |         |     |      |
| t <sub>AH</sub>                      | Address Hold After CLK Rise  | 0.4     | –   | 0.5     | –   | ns   |
| t <sub>ADH</sub>                     | $\overline{ADSP}$ , $\overline{ADSC}$ Hold After CLK Rise                    | 0.4     | –   | 0.5     | –   | ns   |
| t <sub>ADVH</sub>                    | $\overline{ADV}$ Hold After CLK Rise   | 0.4     | –   | 0.5     | –   | ns   |
| t <sub>WEH</sub>                     | $\overline{GW}$ , $\overline{BWE}$ , $\overline{BW}_X$ Hold After CLK Rise   | 0.4     | –   | 0.5     | –   | ns   |
| t <sub>DH</sub>                      | Data Input Hold After CLK Rise   | 0.4     | –   | 0.5     | –   | ns   |
| t <sub>CEH</sub>                     | Chip Enable Hold After CLK Rise  | 0.4     | –   | 0.5     | –   | ns   |

### Notes

13. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.

14. Test conditions shown in (a) of [Figure 2 on page 12](#) unless otherwise noted.

15. This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated.


16. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OE $\bar{L}$ Z</sub>, and t<sub>OE $\bar{H}$ Z</sub> are specified with AC test conditions shown in part (b) of [Figure 2 on page 12](#). Transition is measured  $\pm 200$  mV from steady-state voltage.

17. At any possible voltage and temperature, t<sub>OE $\bar{H}$ Z</sub> is less than t<sub>OE $\bar{L}$ Z</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z before Low-Z under the same system conditions.

18. This parameter is sampled and not 100% tested.

## Switching Waveforms

Figure 3. Read Cycle Timing <sup>[19]</sup>




**Note**

19. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $CE_2$  is LOW, or  $\overline{CE}_3$  is HIGH.

Switching Waveforms (continued)

Figure 4. Write Cycle Timing [20, 21]




Notes

- 20. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $CE_2$  is LOW, or  $\overline{CE}_3$  is HIGH.
- 21. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW, and BW<sub>x</sub> LOW.



Switching Waveforms (continued)

Figure 5. Read/Write Cycle Timing [22, 23, 24]




Notes

- 22. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $CE_2$  is LOW, or  $\overline{CE}_3$  is HIGH.
- 23. The data bus (Q) remains in high Z following a write cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ .
- 24.  $\overline{GW}$  is HIGH.

Switching Waveforms (continued)

Figure 6. ZZ Mode Timing [25, 26]




Notes

- 25. Device must be deselected when entering ZZ mode. See "Truth Table" on page 8 for all possible signal conditions to deselect the device.
- 26. DQs are in high Z when exiting ZZ sleep mode.

**Ordering Information**

| Speed (MHz) | Ordering Code      | Package Diagram | Part and Package Type                   | Operating Range |
|-------------|--------------------|-----------------|---|-----------------|
| 167         | CY7C1480V33-167AXC | 51-85050        | 100-pin TQFP (14 x 20 x 1.4 mm) Pb-free | Commercial      |
| 200         | CY7C1480V33-200AXC | 51-85050        | 100-pin TQFP (14 x 20 x 1.4 mm) Pb-free | Commercial      |

**Ordering Code Definitions**





## Acronyms

| Acronym         | Description                             |
|-----------------|---|
| BGA             | Ball Grid Array                         |
| CMOS            | Complementary Metal Oxide Semiconductor |
| FBGA            | Fine-Pitch Ball Grid Array              |
| I/O             | Input/Output                            |
| JTAG            | Joint Test Action Group                 |
| LSB             | Least Significant Bit                   |
| MSB             | Most Significant Bit                    |
| $\overline{OE}$ | Output Enable                           |
| SRAM            | Static Random Access Memory             |
| TAP             | Test Access Port                        |
| TCK             | Test Clock                              |
| TDI             | Test Data-In                            |
| TDO             | Test Data-Out                           |
| TMS             | Test Mode Select                        |
| TQFP            | Thin Quad Flat Pack                     |
| TTL             | Transistor-Transistor Logic             |
| $\overline{WE}$ | Write Enable                            |

## Document Conventions

### Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C     | degree Celsius  |
| MHz    | megahertz       |
| μA     | microampere     |
| mA     | milliampere     |
| mm     | millimeter      |
| ms     | millisecond     |
| ns     | nanosecond      |
| Ω      | ohm             |
| %      | percent         |
| pF     | picofarad       |
| V      | volt            |
| W      | watt            |

## Errata

This section describes the Ram9 Sync/NoBL ZZ pin, JTAG, and Chip Enable issues. Details include trigger conditions, the devices affected, proposed workaround and silicon revision applicability. Please contact your local Cypress sales representative if you have further questions.

### Part Numbers Affected

| Density & Revision                       | Package Type | Operating Range       |
|--|--------------|-----------------------|
| 72Mb-Ram9 Synchronous SRAMs: CY7C148*V33 | All packages | Commercial/Industrial |

### Product Status

All of the devices in the Ram9 72Mb Sync/NoBL family are qualified and available in production quantities.

### Ram9 Sync/NoBL ZZ Pin Issues Errata Summary

The following table defines the errata applicable to available Ram9 72Mb Sync/NoBL family devices.

| Item | Issues | Description  | Device          | Fix Status  |
|------|--------|--|-----------------|---|
| 1.   | ZZ Pin | When asserted HIGH, the ZZ pin places device in a “sleep” condition with data integrity preserved. The ZZ pin currently does not have an internal pull-down resistor and hence cannot be left floating externally by the user during normal mode of operation. | 72M-Ram9 (90nm) | For the 72M Ram9 (90 nm) devices, this issue was fixed in the new revision. Please contact your local sales rep for availability. |

#### 1. ZZ Pin Issue

##### ■ PROBLEM DEFINITION

The problem occurs only when the device is operated in the normal mode with ZZ pin left floating. The ZZ pin on the SRAM device does not have an internal pull-down resistor. Switching noise in the system may cause the SRAM to recognize a HIGH on the ZZ input, which may cause the SRAM to enter sleep mode. This could result in incorrect or undesirable operation of the SRAM.

##### ■ TRIGGER CONDITIONS

Device operated with ZZ pin left floating.

##### ■ SCOPE OF IMPACT

When the ZZ pin is left floating, the device delivers incorrect data.

##### ■ WORKAROUND

Tie the ZZ pin externally to ground.

##### ■ FIX STATUS

Fix was done for the 72Mb RAM9 Synchronous SRAMs and 72M RAM9 NoBL SRAMs devices. Fixed devices have a new revision. The following table lists the devices affected and the new revision after the fix.

**Table 1. List of Affected Devices and the new revision**

| Revision before the Fix | New Revision after the Fix |
|-------------------------|----------------------------|
| CY7C148*V33             | CY7C148*BV33               |

Document History Page

| Document Title: CY7C1480V33, 72-Mbit (2M x 36) Pipelined Sync SRAM<br>Document Number: 38-05283 |         |                 |                 |  |
|---|---------|-----------------|-----------------|--|
| Rev.  | ECN No. | Orig. of Change | Submission Date | Description of Change  |
| **  | 114670  | PKS             | 08/06/02        | New data sheet.  |
| *A  | 118281  | HGK             | 01/21/03        | <p>Changed status from Advanced Information to Preliminary.</p> <p>Updated <a href="#">Features</a> (Removed 300 MHz frequency related information, updated package offering).</p> <p>Updated <a href="#">Selection Guide</a> (Removed 300 MHz frequency related information).</p> <p>Updated <a href="#">Electrical Characteristics</a> (Removed 300 MHz frequency related information).</p> <p>Updated <a href="#">Switching Characteristics</a> (Removed 300 MHz frequency related information, changed maximum value of <math>t_{CO}</math> parameter from 2.4 ns to 2.6 ns for 250 MHz).</p> <p>Updated <a href="#">Ordering Information</a> (Updated part numbers).</p>  |
| *B  | 233368  | NJY             | See ECN         | <p>Updated <a href="#">Features</a> (Removed 250 MHz frequency related information and included 225 MHz frequency related information).</p> <p>Updated <a href="#">Functional Description</a>.</p> <p>Updated Logic Block Diagrams (Corresponding to CY7C1480V33, CY7C1482V33, CY7C1486V33).</p> <p>Updated <a href="#">Selection Guide</a> (Removed 250 MHz frequency related information and included 225 MHz frequency related information).</p> <p>Updated <a href="#">Functional Overview</a>.</p> <p>Added Boundary Scan Exit Order (For all packages (Corresponding to CY7C1480V33, CY7C1482V33, CY7C1486V33)).</p> <p>Updated <a href="#">Electrical Characteristics</a> (Removed 250 MHz frequency related information and included 225 MHz frequency related information, replaced the TBD's with their respective values for <math>I_{DD}</math>, <math>I_{SB1}</math>, <math>I_{SB2}</math>, <math>I_{SB3}</math> and <math>I_{SB4}</math> parameters).</p> <p>Updated <a href="#">Capacitance</a> (Replaced values for all parameters for all Packages).</p> <p>Updated <a href="#">Thermal Resistance</a> (Replaced values of <math>\Theta_{JA}</math> and <math>\Theta_{JC}</math> parameters from TBD to respective Thermal Values for all Packages).</p> <p>Updated <a href="#">Switching Characteristics</a> (Removed 250 MHz frequency related information and included 225 MHz frequency related information).</p> <p>Updated <a href="#">Switching Waveforms</a>.</p> <p>Updated <a href="#">Package Diagrams</a> (Changed package outline for 165-ball FBGA package and 209-ball BGA package, removed 119-BGA package offering).</p> |
| *C  | 299452  | SYT             | See ECN         | <p>Updated <a href="#">Features</a> (Removed 225 MHz frequency related information and included 250 MHz frequency related information).</p> <p>Updated <a href="#">Selection Guide</a> (Removed 225 MHz frequency related information and included 250 MHz frequency related information).</p> <p>Updated <a href="#">Electrical Characteristics</a> (Removed 225 MHz frequency related information and included 250 MHz frequency related information).</p> <p>Updated <a href="#">Thermal Resistance</a> (Changed values of <math>\Theta_{JA}</math> parameter from 16.8 °C/W to 24.63 °C/W and <math>\Theta_{JC}</math> parameter from 3.3 °C/W to 2.28 °C/W for 100-pin TQFP Package).</p> <p>Updated <a href="#">Switching Characteristics</a> (Removed 225 MHz frequency related information and included 250 MHz frequency related information, changed minimum value of <math>t_{CYC}</math> parameter from 4.4 ns to 4.0 ns for 250 MHz frequency).</p> <p>Updated <a href="#">Ordering Information</a> (Updated part numbers (Added Pb-free information for 100-pin TQFP, 165-ball FBGA and 209-ball BGA Packages), added 'Pb-free BG packages availability' comment below the Ordering Information).</p>  |



**Document History Page** (continued)

| Document Title: CY7C1480V33, 72-Mbit (2M x 36) Pipelined Sync SRAM<br>Document Number: 38-05283 |         |                 |                 |  |
|---|---------|-----------------|-----------------|--|
| Rev.  | ECN No. | Orig. of Change | Submission Date | Description of Change  |
| *D  | 323080  | PCI             | See ECN         | Updated <a href="#">Selection Guide</a> (Unshaded 200 MHz and 167 MHz frequency related information).<br>Updated <a href="#">Pin Configurations</a> (Modified Address expansion pins/balls in the pinouts for all packages as per JEDEC standard).<br>Updated <a href="#">Pin Definitions</a> .<br>Added Truth Table for Read/Write (Corresponding to CY7C1486V33). Added Note "BWx represents any byte write signal BW[0..7]. To enable any byte write BWx, a Logic LOW signal should be applied at clock rise. Any number of byte writes can be enabled at the same time for any given write." and referred the same note in that table).<br>Updated <a href="#">Operating Range</a> (Added Industrial Operating Range).<br>Updated <a href="#">Electrical Characteristics</a> (Unshaded 200 MHz and 167 MHz frequency related information, Updated test conditions for $V_{OL}$ , $V_{OH}$ parameters).<br>Updated <a href="#">Switching Characteristics</a> (Unshaded 200 MHz and 167 MHz frequency related information).<br>Updated <a href="#">Ordering Information</a> (Updated part numbers, removed 'Pb-free BG packages availability' comment below the Ordering Information). |
| *E  | 416193  | NXR             | See ECN         | Changed status from Preliminary to Final.<br>Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court".<br>Updated <a href="#">Electrical Characteristics</a> (Updated Note 11 (Changed test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ ), changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE", changed minimum value of $I_X$ parameter (corresponding to Input current of MODE (Input = $V_{SS}$ )) from $-5 \mu A$ to $-30 \mu A$ , changed maximum value of $I_X$ parameter (corresponding to Input current of MODE (Input = $V_{DD}$ )) from $30 \mu A$ to $5 \mu A$ respectively, changed minimum value of $I_X$ parameter (corresponding to Input current of ZZ (Input = $V_{SS}$ )) from $-30 \mu A$ to $-5 \mu A$ , changed maximum value of $I_X$ parameter (corresponding to Input current of ZZ (Input = $V_{DD}$ )) from $5 \mu A$ to $30 \mu A$ respectively).<br>Updated <a href="#">Ordering Information</a> (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table).                                      |
| *F  | 470723  | VKN             | See ECN         | Updated <a href="#">Maximum Ratings</a> (Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND).<br>Updated TAP AC Switching Characteristics (Changed minimum value of $t_{TH}$ and $t_{TL}$ parameters from 25 ns to 20 ns, changed maximum value of $t_{TDOV}$ parameter from 5 ns to 10 ns).<br>Updated <a href="#">Ordering Information</a> (Updated part numbers).   |
| *G  | 486690  | VKN             | See ECN         | Updated <a href="#">Pin Configurations</a> (Corrected the typo in the figure 209-ball FBGA pinout (Corrected the ball name H9 to $V_{SS}$ from $V_{SSQ}$ )).   |
| *H  | 1026720 | VKN             | See ECN         | Updated <a href="#">Pin Definitions</a> (Added Note 3 and referred the same note in $V_{SSQ}$ pin).  |
| *I  | 2898501 | NJY             | 03/24/2010      | Updated <a href="#">Ordering Information</a> (Removed inactive parts from Ordering Information table)<br>Updated <a href="#">Package Diagrams</a> .  |
| *J  | 3067398 | NJY             | 10/20/10        | Updated <a href="#">Ordering Information</a> (The part CY7C1480V33-250AXC found to be in "EOL Prune" state in Oracle PLM is removed from the ordering information table) and added <a href="#">Ordering Code Definitions</a> .   |
| *K  | 3257192 | NJY             | 05/14/2011      | Updated <a href="#">Package Diagrams</a> .<br>Added <a href="#">Acronyms and Units of Measure</a> .<br>Updated to new template.  |

**Document History Page** (continued)

| Document Title: CY7C1480V33, 72-Mbit (2M x 36) Pipelined Sync SRAM |         |                 |                 |   |
|--|---------|-----------------|-----------------|---|
| Document Number: 38-05283  |         |                 |                 |   |
| Rev.   | ECN No. | Orig. of Change | Submission Date | Description of Change   |
| *L   | 3596931 | NJY             | 04/23/2012      | <p>Updated <a href="#">Features</a> (Removed 250 MHz frequency related information, removed CY7C1482V33, CY7C1486V33 related information, removed 165-ball FBGA package, 209-ball FBGA package related information).</p> <p>Updated <a href="#">Functional Description</a> (Removed CY7C1482V33, CY7C1486V33 related information, removed the Note "For best practices recommendations, please refer to the Cypress application note <a href="#">AN1064, SRAM System Guidelines.</a>" and its reference).</p> <p>Updated <a href="#">Selection Guide</a> (Removed 250 MHz frequency related information).</p> <p>Removed Logic Block Diagram – CY7C1482V33.</p> <p>Removed Logic Block Diagram – CY7C1486V33.</p> <p>Updated <a href="#">Pin Configurations</a> (Removed CY7C1482V33, CY7C1486V33 related information, removed 165-ball FBGA package, 209-ball FBGA package related information).</p> <p>Updated <a href="#">Functional Overview</a> (Removed CY7C1482V33, CY7C1486V33 related information).</p> <p>Updated <a href="#">Truth Table</a> (Removed CY7C1482V33, CY7C1486V33 related information).</p> <p>Removed Truth Table for Read/Write (Corresponding to CY7C1482V33, CY7C1486V33).</p> <p>Removed IEEE 1149.1 Serial Boundary Scan (JTAG).</p> <p>Removed TAP Controller State Diagram.</p> <p>Removed TAP Controller Block Diagram.</p> <p>Removed TAP Timing.</p> <p>Removed TAP AC Switching Characteristics.</p> <p>Removed 3.3 V TAP AC Test Conditions.</p> <p>Removed 3.3 V TAP AC Output Load Equivalent.</p> <p>Removed 2.5 V TAP AC Test Conditions.</p> <p>Removed 2.5 V TAP AC Output Load Equivalent.</p> <p>Removed TAP DC Electrical Characteristics and Operating Conditions.</p> <p>Removed Identification Register Definitions.</p> <p>Removed Scan Register Sizes.</p> <p>Removed Identification Codes.</p> <p>Removed Boundary Scan Exit Order (Corresponding to CY7C1480V33, CY7C1482V33, CY7C1486V33).</p> <p>Updated <a href="#">Operating Range</a> (Removed Industrial Temperature Range).</p> <p>Updated <a href="#">Electrical Characteristics</a> (Removed 250 MHz frequency related information).</p> <p>Updated <a href="#">Capacitance</a> (Removed 165-ball FBGA package, 209-ball FBGA package related information).</p> <p>Updated <a href="#">Thermal Resistance</a> (Removed 165-ball FBGA package, 209-ball FBGA package related information).</p> <p>Updated <a href="#">Switching Characteristics</a> (Removed 250 MHz frequency related information).</p> <p>Updated <a href="#">Package Diagrams</a> (Removed 165-ball FBGA package (spec 51-85165), 209-ball FBGA package (spec 51-85167) related information).</p> <p>Replaced all instances of IO with I/O across the document.</p> |
| *M   | 3971185 | NJY             | 04/23/2013      | <p>Added <a href="#">Errata</a>.</p> <p>Completing Sunset Review.</p>   |
| *N   | 4033875 | NJY             | 06/19/2013      | <p>Added Errata Footnotes.</p> <p>Updated to new template.</p>  |
| *O   | 4397427 | PRIT            | 06/03/2014      | <p>Updated <a href="#">Package Diagrams</a>:<br/>spec 51-85050 – Changed revision from *D to *E.</p> <p>Completing Sunset Review.</p>   |

**Document History Page** (continued)

| Document Title: CY7C1480V33, 72-Mbit (2M x 36) Pipelined Sync SRAM<br>Document Number: 38-05283 |         |                 |                 |  |
|---|---------|-----------------|-----------------|--|
| Rev.  | ECN No. | Orig. of Change | Submission Date | Description of Change  |
| *P  | 4572829 | PRIT            | 11/18/2014      | Updated <a href="#">Functional Description</a> :<br>Added "For a complete list of related documentation, click <a href="#">here</a> ." at the end.     |
| *Q  | 5857616 | AJU             | 08/18/2017      | Updated <a href="#">Package Diagrams</a> :<br>spec 51-85050 – Changed revision from *E to *G.<br>Updated to new template.<br>Completing Sunset Review. |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

|   |  |
|---|--|
| ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | <a href="http://cypress.com/arm">cypress.com/arm</a>               |
| Automotive  | <a href="http://cypress.com/automotive">cypress.com/automotive</a> |
| Clocks & Buffers                                      | <a href="http://cypress.com/clocks">cypress.com/clocks</a>         |
| Interface   | <a href="http://cypress.com/interface">cypress.com/interface</a>   |
| Internet of Things                                    | <a href="http://cypress.com/iot">cypress.com/iot</a>               |
| Memory  | <a href="http://cypress.com/memory">cypress.com/memory</a>         |
| Microcontrollers                                      | <a href="http://cypress.com/mcu">cypress.com/mcu</a>               |
| PSoC  | <a href="http://cypress.com/psoc">cypress.com/psoc</a>             |
| Power Management ICs                                  | <a href="http://cypress.com/pmic">cypress.com/pmic</a>             |
| Touch Sensing   | <a href="http://cypress.com/touch">cypress.com/touch</a>           |
| USB Controllers                                       | <a href="http://cypress.com/usb">cypress.com/usb</a>               |
| Wireless Connectivity                                 | <a href="http://cypress.com/wireless">cypress.com/wireless</a>     |

#### PSoC<sup>®</sup> Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2002–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Cypress Semiconductor:](#)

[CY7C1480V33-167AXC](#) [CY7C1480V33-200AXC](#) [CY7C1480V33-167BZ!](#) [CY7C1480V33-250BZ!](#)