





NEGATIVE VOLTAGE HOT SWAP POWER MANAGER


FEATURES

- Precision Fault Threshold
- Programmable Average Power Limiting
- Programmable Linear Current Control
- Programmable Overcurrent Limit
- Programmable Fault Time
- Fault Output Indicator
- Shutdown Control
- Undervoltage Lockout
- 8-Pin SOIC

APPLICATIONS

- -48-V Distributed Power Systems
- Central Office Switching
- Wireless Base Stations

SIMPLIFIED APPLICATION DIAGRAM



DESCRIPTION

The UCCx913 family of negative voltage circuit breakers provides complete power management, hot-swap, and fault handling capability. The device is referenced to the negative input voltage and is driven through an external resistor connected to ground, which is essentially a current drive as opposed to the traditional voltage drive. The on-board 10-V shunt regulator protects the device from excess voltage and serves as a reference for programming the maximum allowable output sourcing current during a fault. In the event of a constant fault, the internal timer limits the on-time from less than 0.1% to a maximum of 3%. The duty cycle modulates depending on the current into the PL pin, which is a function of the voltage across the FET, and limits average power dissipation in the FET. The fault level is fixed at 50 mV across the current-sense resistor to minimize total dropout. The fault current level is set with an external current sense resistor. The maximum allowable sourcing current is programmed with a voltage divider from VDD to generate a fixed voltage on the IMAX pin. The current level, when the output appears as a current source, is equal to VIMAX/RSENSE. If desired, a controlled current startup can be programmed with a capacitor on the IMAX pin.

When the output current is below the fault level, the output device is switched on. When the output current exceeds the fault level, but is less than the maximum sourcing level programmed by the IMAX pin, the output remains switched on, and the fault timer starts charging CT. Once CT charges to 2.5 V, the output device is turned off and performs a retry some time later. When the output current reaches the maximum sourcing current level, the output appears as a current source, limiting the output current to the set value defined by IMAX.

Other features of the UCCx913 family include undervoltage lockout, and 8-pin small outline (SOIC) and dual-in-line (DIP) packages.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

TA	PACKAGE ⁽¹⁾	PART NUMBER
4000 1- 0500	PDIP (N)	UCC2913N
–40°C to 85°C	SOIC (D)	UCC2913D
200 1 - 7000	PDIP (N)	UCC3913N
−0°C to 70°C	SOIC (D)	UCC3913D

⁽¹⁾ The N and D packaged are also available taped and reeled. Add an R suffix to the device type (i.e., UCC2913NR).

ABSOLUTE MAXIMUM RATINGS


over operating free-air temperature range unless otherwise noted(1)

		UCC2923 UCC3913	UNIT
Input voltage	IMAX	limited to VDD	V
Input current	VDD	50	
	SHUTDOWN	10	mA
	PL	10	
Operating junction temperature range,	T _J	-55 to 150	
Storage temperature, T _{stg}	-65 to 150	°C	
Lead temperature 1,6 mm (1/16 inch) fi	rom case for 10 seconds	300	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to VSS (the most negative voltage). All currents are positive into and negative out of the specified terminal.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Input current, IVDD	2	5	20	mΑ





ELECTRICAL CHARACTERISTICS

 $T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C for UCC2913}, \ T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C for UCC3913}, \ T_J = T_{A, \text{ IVDD}} = 2 \text{ mA, CT} = 4.7 \text{ pF, } T_{A} = T_{J} \text{ (unless otherwise noted)}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY					
Minimum input current, VDD			1	2	mA
Regulator voltage	2 mA≤ ISOURCE ≤ 10 mA	8.5	9.5	10.5	
Undervoltage lockout off-voltage		6	7	8	V
FAULT TIMING	•				
	T _J = 25 °C	47.5	50.0	53.0	
Overcurrent threshold voltage	Over temperature	46.0	50.0	53.5	mV
Overcurrent input bias			50	500	nA
	V _{CT} = 1.0 V, I _{PL} = 0 A	-22	-36	-50	μΑ
Timing capacitance charge current	Overload condition, VSENSE - VIMAX = 300 mV	-0.7	-1.2	-1.7	mA
Timing capacitance discharge current	V _{CT} = 1.0 V, I _{PL} = 0 A	0.6	1.0	1.5	μΑ
Timing capacitance fault threshold voltage		2.2	2.4	2.6	V
Timing capacitance reset threshold voltage		0.32	0.50	0.62	V
Output duty cycle	Fault condition, IpL = 0 A	1.7%	2.7%	3.7%	
OUTPUT	1 12	l e			
	IOUT = 0 A	8.5	10		
High-level output voltage	I _{OUT} = -1 A	6	8		
law lavel output voltage	I _{OUT} = 0 A, V _{SENSE} - V _{IMAX} = 100mV			0.01	1 V
Low-level output voltage	I _{OUT} = 2 A, VSENSE - V _{IMAX} = 100mV		0.2	0.6	
LINEAR AMPLIFIER					
0	V _{IMAX} = 100 mV	85	100	115	m\/
Sense control voltage	V _{IMAX} = 400 mV	370	400	430	mV
Input bias			50	500	nA
SHUTDOWN/FAULT	•				
Shutdown threshold voltage		1.4	1.7	2.0	V
Input current	V _{SD/FLT} = 5 V	15	25	45	μΑ
High-level output voltage		6.0	7.5	9.0	
Low-level output voltage				0.01	V
Delay-to-output time			150	300	ns
POWER LIMITING	•	•			
PL regulator voltage	Ιρμ = 64 μΑ	4.35	4.85	5.35	V
	IPL = 64 μA	0.6%	1.2%	1.7%	
Duty cycle control	I _{PL} = 1 mA	0.045%	0.1%	0.17%	
OVERLOAD		ı			1
Delay-to-output time			300	500	ns
Output sink current	VSENSE - VIMAX = 300mV	40	100		mA
	02.102				



TERMINAL FUNCTIONS

TERMIN	TERMINAL		TERMINAL		DECODIFICAL
NAME	NO.	1/0	DESCRIPTION		
CT	4	1	A capacitor is connected to this pin in order to set the maximum fault time.		
IMAX	2	1	This pin programs the maximum allowable sourcing current.		
OUT	7	0	Output drive to the MOSFET pass element.		
PL	8	I	This feature ensures that the average MOSFET power dissipation is controlled.		
SENSE	6	I	Input voltage from the current sense resistor.		
SD/FLT	1	0	This pin provides fault output indication and shutdown control.		
VDD	3	0	Current driven with a resistor to a voltage at least 10V more positive than VSS.		
VSS	5	0	Ground reference for the device and the most negative voltage available.		

DETAILED PIN DESCRIPTIONS

CT

A capacitor connected to this pin allows setting of the maximum fault time. The maximum fault time must be more than the time to charge external load capacitance. The maximum fault time is defined as:

$$t_{\mathsf{FAULT}} = \frac{\left(2 \times C_{\mathsf{T}}\right)}{I_{\mathsf{CH}}} \tag{1}$$

where

$$I_{CH} = 36 \,\mu\text{A} + I_{PL} \tag{2}$$

and I_{PL} is the current into the power limit pin. Once the fault time is reached the output shuts down for a time given by:

$$t_{SD} = 2 \times 10^6 \times C_T \tag{3}$$

IMAX

This pin programs the maximum allowable sourcing current. Since V_{DD} is a regulated voltage, a voltage divider can be derived from V_{DD} to generate the program level for the IMAX pin. The current level at which the output appears as a current source is equal to the voltage on the IMAX pin over the current sense resistor. If desired, a controlled current startup can be programmed with a capacitor on the IMAX pin, and a programmed start delay can be achieved by driving the shutdown with an open collector/drain device into an R-C network.

PL

This pin's feature ensures that the average MOSFET power dissipation is controlled. A resistor is connected from this pin to the drain of the N-channel MOSFET pass element. When the voltage across the N-channel MOSFET exceeds 5 V, current flows into the PL pin which adds to the fault timer charge current, reducing the duty cycle from the 3% level. When I_{PL} is much greater 36 μ A, then the average MOSFET power dissipation is given by:

$$P_{FET(avg)} = IMAX \times 1 \times 10^{-6} \times R_{PL}$$
(4)

SENSE

Input voltage from the current sense resistor. When there is greater than 50 mV across this pin with respect to VSS, a fault is sensed, and C_T starts to charge.



DETAILED PIN DESCRIPTIONS (continued)


SD/FLT

This pin provides fault output indication and shutdown control. Interface into and out of this pin is usually performed through level shift transistors. When 20 μ A is sourced into this pin, shutdown drives high causing the output to disable the N-channel MOSFET pass device. When opened, and under a non-fault condition, the SD/FLT pin pulls to a low state. When a fault is detected by the fault timer, or undervoltage lockout, this pin drives to a high state, indicating the output MOSFET is off.

VDD

Current driven with a resistor to a voltage at least 10-V more positive than VSS. Typically a resistor is connected to ground. The 10-V shunt regulator clamps VDD at 10 V above the VSS pin, and is also used as an output reference to program the maximum allowable sourcing current.

BLOCK DIAGRAM



UDG-99001



Typical Fault Mode

Figure 1 shows the detailed circuitry for the fault timing function of the UCCx913. This initial discussion of the typical fault mode ignores the overload comparator, and current source I3. Once the voltage across the current sense resistor, R_S , exceeds 50 mV, a fault has occurred. This causes the timing capacitor to charge with a combination of 36 μ A plus the current from the power limiting amplifier. The PL amplifier is designed to source current into the CT pin only and to begin sourcing current once the voltage across the output FET exceeds 5 V. The current I_{Pl} is related to the voltage across the FET with the following expression:

$$I_{PL} = \frac{V_{FET} - 5 V}{R_{PL}} \tag{5}$$

where V_{FET} is the voltage across the N-channel MOSFET pass device.

(How this feature limits average power dissipation in the pass device is described in further detail in the following sections). Note that under a condition where the output current is more than the fault level, but less than the maximum level, $V_{OUT} \approx V_{SS}$ (input voltage), $I_{PL} = 0$, the C_T charging current is 36 μ A.




Figure 1. Fault Timing Circuitry Including Power Limit and Overload Comparator



During a fault, C_T charges at a rate determined by the internal charging current and the external timing capacitor. Once C_T charges to 2.5 V, the fault comparator switches and sets the fault latch. Setting of the fault latch causes both the output to switch off and the charging switch to open. C_T must now discharge with the 1- μ A current source, I2, until 0.5 V is reached. Once the voltage at CT reaches 0.5 V, the fault latch resets, which re-enables the output and allows the fault circuitry to regain control of the charging switch. If a fault is still present, the fault comparator closes the charging switch causing the cycle to begin. Under a constant fault, the duty cycle is given by:

Duty Cycle =
$$\frac{1 \mu A}{I_{PL} + 36 \mu A}$$
 (6)

Average power dissipation in the pass element is given by:

$$P_{\text{FET(avg)}} = V_{\text{FET}} \times \text{IMAX} \times \left(\frac{1 \, \mu \text{A}}{I_{\text{PL}} + 36 \, \mu \text{A}} \right) \tag{7}$$

Where VFET >> 5 V IPI can be approximated as :

$$I_{PL} \cong \frac{V_{FET}}{R_{PL}}$$
 (8)

and where $I_{Pl} >> 36 \mu A$, the duty cycle can be approximated as :

Duty Cycle =
$$\frac{1 \mu A \times R_{PL}}{V_{FET}}$$
 (9)

Therefore, the maximum average power dissipation in the MOSFET can be approximated by:

$$P_{\text{FET(avg)}} = V_{\text{FET}} \times \text{IMAX} \times \left(\frac{1 \, \mu \text{A} \times \text{R}_{\text{PL}}}{V_{\text{FET}}}\right) = \text{IMAX} \times 1 \, \mu \text{A} \times \text{R}_{\text{PL}}$$
(10)

Notice that in the approximation, V_{FET} cancels. therefore, average power dissipation is limited in the N-channel MOSFET pass element.

Overload Comparator

The linear amplifier in the UCCx913 ensures that the output N-channel MOSFET does not pass more than I_{MAX} (which is V_{IMAX}/R_S). In the event the output current exceeds the programmed IMAX by 0.2 V/ R_S (which can only occur if the output MOSFET is not responding to a command from the device) the CT pin begins charging with I3, 1 mA, and continue to charge to approximately 8 V. This allows a constant fault to show up on the SD/FLT pin, and also since the voltage on CT charges past 2.5 V only in an overload fault mode, it can be used for detection of output FET failure or to build in redundancy in the system.



Determining External Component Values (See Figure 2)

To set R_{VDD} the following must be achieved:

$$\frac{V_{\text{IN(min)}}}{R_{\text{VDD}}} > \frac{10 \text{ V}}{(R1 + R2)} + 2 \text{ mA}$$
 (11)

In order to estimate the minimum timing capacitor, C_T , several things must be taken into account. For example, given the schematic below as a possible (and at this point, a standard) application, certain external component values must be known in order to estimate $C_{T(min)}$.


Then use the given the values of C_{OUT} , Load, R_{SENSE} , VSS, and the resistors determining the voltage on the IMAX pin, to calculate the approximate startup time of the node V_{OUT} . This startup time must be faster than the time it takes for CT to charge to 2.5 V (relative to VSS), and is the basis for estimating the minimum value of CT. In order to determine the value of the sense resistor, R_{SENSE} , assuming the user has determined the fault current, R_{SENSE} can be calculated by:

$$R_{SENSE} = \frac{50 \text{ mV}}{I_{FAULT}}$$
 (12)

Next, calculate the variable I_{MAX} . I_{MAX} is the maximum current that the device allows through the transistor, M1, and during startup with an output capacitor the power MOSFET, M1, can be modeled as a constant current source of value I_{MAX} where:

$$I_{MAX} = \frac{V_{IMAX}}{R_{SENSE}} \tag{13}$$

where V_{IMAX} = voltage on IMAX pin.




Note: LOAD = I_{LOAD} For Current Source Load LOAD = R_{OUT} For Resistive Load

UDG-03045

Figure 2. External Component Connections



TIMING DIAGRAM



TIME	DESCRIPTION
t0	Safe condition. Output current is nominal, output voltage is at the negative rail, VSS.
t1	Fault control reached. Output current reaches the programmed fault value. CT begins to charge at approximately $36-\mu A$.
t2	Maximum current reached. Output current reaches the programmed maximum level and becomes a constant current with value IMAX.
t3	Fault occurs. CT has charged to 2.5V. Fault output goes high. The FET turns off allowing no output current to flow. VOUT floats up to ground.
t4	Retry. CT has discharged to 0.5 V, but fault current is still exceeded, CT begins charging again, FET is on, V _{OUT} pulled down to VSS.
t5	t5 = t3. Illustrates 3% duty cycle.
t6	t6 = t4
t7	Output short circuit. If V _{OUT} is short circuited to ground, CT charges at a higher rate depending upon the values for VSS and R _{PL} .
t8	Fault occurs. Output is still short circuited, but the occurrence of a fault turns the FET off so no current is conducted.
t9	t9 = t4. Output short circuit released, still in fault mode.
t10	t10 = t0. Fault released. Safe condition. Return to normal operaton of the circuit breaker.




Figure 3. Typical Application Diagram

To calculate the startup time using the current source load.

$$t_{START} = \frac{C_{OUT} \times |VSS|}{I_{MAX} - I_{LOAD}}$$
(14)

To calculate the startup time using the resistive load.

$$t_{START} = C_{OUT} \times R_{OUT} \times In \left(\frac{I_{MAX} \times R_{OUT}}{I_{MAX} \times R_{OUT} - |VSS|} \right)$$
(15)



Once t_{START} is calculated, the power limit feature of the UCCx913 must be addressed and component values derived. Assuming the designer chooses to limit the maximum allowable average power that is associated with the circuit breaker, the power limiting resistor, R_{PL}, can be easily determined by the following:

$$R_{PL} = \frac{P_{FET(avg)}}{1 \, \mu A \times I_{MAX}} \tag{16}$$

where a minimum RPI exists defined by

$$R_{PL(min)} = \frac{|VSS|}{10mA} \tag{17}$$

Finally, after computing the aforementioned variables, the minimum timing capacitor can be derived for a current source load with the following equation.

$$C_{T(min)} = \frac{t_{START} \times \left(98 \,\mu\text{A} \times R_{PL} + |VSS| - 10 \,V\right)}{4 \,V \times R_{PL}} \tag{18}$$

The minimum timing capacitor can be derived for a resistive load with the following equation.

$$\begin{aligned} & C_{T(min)} = \\ & \underbrace{t_{START} \times \left(49 \ \mu A \times R_{PL} + |VSS| - 5 \ V - I_{MAX} \times R_{OUT}\right) + R_{OUT} \times C_{OUT} \times |VSS|}_{2 \ V \times R_{Pl}} \end{aligned}$$

MOSFET VOLTAGE 25.0 $I_{MAX} = 4 A$ R_PL =∞ UCC2913 22.5 LOCAL VDD◀ PAVG - Average Power Dissipation-W UCC3913 20.0 R3 17.5 **SHUTDOWN** ◀ $R_{PL} = 10 \text{ M}\dot{\Omega}$ **FAULT OUT ◄** 15.0 12.5 $R_{PL} = 500 \text{ k}\Omega$ $R_{PL} = 5 M\Omega$ **LOCAL GND** 10.0 Rpl = 200 k Ω **LEVEL SHIFT** SD/FLT 7.5 $R_{PL} = 2 M\Omega$ 5.0 **VSS** $R_{PL} = 1 M\Omega$ UDG-99003 2.5 0 0 25 100 125 150 175 200 V_{FET} - MOSFET Voltage- V

Figure 4. Possible Level Shift Circuitry Interface

Figure 5

AVERAGE POWER DISSIPATION



SLUS274A - JANUARY 1999 - REVISED APRIL 2003

SAFETY RECOMMENDATION

Although the UCC3913 is designed to provide system protection for all fault conditions, all integrated circuits can ultimately fail short. For this reason, if the UCC3913 is intended for use in safety critical applications where UL or some other safety rating is required, a redundant safety device such as a fuse should be placed in series with the device. The UCC3913 will prevent the fuse from blowing for virtually all fault conditions, increasing system reliability and reducing maintenance cost, in addition to providing the hot swap benefits of the device.







6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC2913D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2913	Samples
UCC2913DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2913	Samples
UCC2913DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2913	Samples
UCC3913D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	UCC3913	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- ⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2913DTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
UCC2913DTR	SOIC	D	8	2500	367.0	367.0	35.0	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated