### 104-common x 132-segment BIT MAP LCD DRIVER

#### GENERAL DESCRIPTION

The **NJU6678V** is a 104-common x 132-segment bit map LCD driver to display graphics or characters.

It contains 21,120 bits display data RAM, microprocessor interface circuits, instruction decoder, and common and segment drivers.

An image data from CPU through the serial or 8-bit parallel interface are stored into the 21,120 bits internal display data RAM and are displayed on the LCD panel through the commons and segments drivers.

The **NJU6678V** displays 104 x 132 dots graphics or 8-character 6-line by 16 x 16 dots character.

The **NJU6678V** contains a built-in OSC circuit for reducing external components. And it features Partial Display Function containing selectable active display block(s) (two blocks max.) and optimizing the duty cycle ratio. This function dramatically reduces the operating current, setting the optimum boosted voltage combined with a programmable voltage booster circuit and an electrical variable resister. As result, it reduces the operating current.

The operating voltage from 2.5V to 3.3V and low operating current are suitable for small size battery operation items.

#### **FEATURES**

- Direct Correspondence of Display Data RAM to LCD Pixel
- Display Data RAM 21,120 bits ;(1.5 times over than display size)
- LCD drivers 104-common and 132-segment
- Direct connection to 8-bit Microprocessor interface for both of 68 and 80 type MPU
- Serial Interface
- Partial Display Function Two limited active display blocks setting. Duty ratio set automatically.
- Easy Vertical Scroll by setting the start line address of over size display data RAM
- Programmable Bias selection ; 1/4,1/5,1/6,1/7,1/8,1/9,1/10,1/11 bias
- Common Driver Order Assignment by mask option

Version	C0 to C103(Pin name)
NJU6678VA	Com0 to Com103
NJU6678VB	Com103 to Com0

Useful Instruction Sets

Display ON/OFF Cont, Display Start Line Set, Page Address Set, Column Address Set, Status Read, Display Data Read/Write, Inverse Display, All On/Off, Partial Display, Bias Select, n-Line Inverse, Voltage Booster Circuits Multiple Select(Maximum 5-time), Read Modify Write, Power Saving, ADC Select, etc.

- Power Supply Circuits for LCD; Programmable Voltage Booster Circuits(5-time Maximum, Voltage boosting polarity:Negative voltage(VDD Common)),Regulator, Voltage Follower (x 4)
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.5V to 3.3V
- LCD Driving Voltage --- 6.0V to 17V
- Package Outline --- Bumped Chip
- C-MOS Technology (Substrate:N)



PACKAGE OUTLINE



NJU6678VCL

#### PAD LOCATION



Y= um

-2130

-2070

-2010

-1950

-1890

-1830

-1770 -1710

-1650

-1590

-1530

-1470

-1410 -1350

-1290

-1230

-1170

-1110 -1050

-990

-930

-870

-810

-750 -690

-630

-570

-510

-450

-390

-330

-270

-210

-150 -90

-30

#### TERMINAL DESCRIPTION

Chip Size 5.36 x 5.31mm (Chip Center X=0um,Y=0um)

X= um

TERMINAL	DESCRIPT	ION		Cł	nip Size 5.3	6 x 5.31mm
PAD No.	Terminal	X= um	Y= um	1	PAD No.	Terminal
1	DUMMY0	-2250	-2497		51	C 4
2	DUMMY1	-2190	-2497		52	C 5
3	DUMMY2	-2130	-2497		53	C 6
4	DUMMY3	-2070	-2497		54	C 7
5	DUMMY4	-2010	-2497		55	C 8
6	DUMMY5	-1950	-2497		56	C 9
7	DUMMY6	-1890	-2497		57	<b>C</b> 10
8	DUMMY7	-1830	-2497		58	C 11
9	Vdd	-1747	-2497		59	C 12
10	P/S	-1666	-2497		60	C 13
11	SEL68	-1596	-2497		61	C 14
12	RES	-1487	-2497		62	C 15
13	Vss	-1417	-2497		63	C 16
14	T2	-1347	-2497		64	C 17
15	T1	-1238	-2497		65	C 18
16	OSC 1	-1168	-2497		66	C 19
17	OSC2	-1049	-2497		67	C 20
18	CS	-979	-2497		68	C 21
19	A 0	-861	-2497		69	C 22
20	ŴŔ	-791	-2497		70	C 23
21	RD	-667	-2497		71	C 24
22	D o	-510	-2497		72	C 25
23	D 1	-289	-2497		73	C 26
24	D 2	-69	-2497		74	C 27
25	D 3	152	-2497		75	C 28
26	D 4	372	-2497		76	C 29
27	D 5	592	-2497		77	C 30
28	D6(SCL)	813	-2497	4	78	C 31
29	D 7(SI)	1033	-2497		79	C 32
30	Vss	1191	-2497		80	C 33
31	Vout	1261	-2497	4	81	C 34
32	C 4 +	1331	-2497		82	C 35
33 34	C4 <sup>-</sup> C3 <sup>+</sup>	1401 1471	-2497 -2497		83 84	C 36 C 37
	C3 <sup>-</sup>	1541		4		
35	C2+	1611	-2497 -2497		85	C 38 C 39
36 37	C2	1681	-2497	1	86 87	C 39 C 40
38	C1+	1751	-2497	1	88	C 41
39	C1 <sup>-</sup>	1821	-2497	1	89	C 41
40	VR	1891	-2497		90	C 43
40	V K V 5	1961	-2497		91	C 44
42	V 4	2031	-2497	1	92	C 45
43	V 3	2101	-2497	1	93	C 46
44	V 3 V 2	2171	-2497	1	94	C 47
45	V 1	2241	-2497	1	95	C 48
46	VDD	2311	-2497	1	96	C 49
47	C 0	2523	-2370	1	97	C 50
48	C 1	2523	-2310	1	98	C 51
49	C 2	2523	-2250	1	99	<b>S</b> 0
50	C 3	2523	-2190	1	100	S1
-		-		• •	-	

PAD No.	Terminal	X = um	Y = um	PAD No.	Terminal	X = um	Y = um
101	S 2	2523	870	151	S 52	810	2497
102	S 3	2523	930	152	S 53	750	2497
103	S 4	2523	990	153	S 54	690	2497
104	S 5	2523	1050	154	S 55	630	2497
105	S 6	2523	1110	155	S 56	570	2497
106	S 7	2523	1170	156	S 57	510	2497
107	S 8	2523	1230	157	S 58	450	2497
108	S 9	2523	1290	158	S 59	390	2497
109	S 10	2523	1350	159	<b>S</b> 60	330	2497
110	S 11	2523	1410	160	S 61	270	2497
111	S 12	2523	1470	161	S 62	210	2497
112	S 13	2523	1530	162	S 63	150	2497
113	S 14	2523	1590	163	S 64	90	2497
114	S 15	2523	1650	164	S 65	30	2497
115	S 16	2523	1710	165	S 66	-30	2497
116	S 17	2523	1770	166	S 67	-90	2497
117	S 18	2523	1830	167	S 68	-150	2497
118	S 19	2523	1890	168	S 69	-210	2497
119	<b>S</b> 20	2523	1950	169	<b>S</b> 70	-270	2497
120	S 21	2523	2010	170	S 71	-330	2497
121	\$ 22	2523	2070	171	\$72	-390	2497
122	S 23	2523	2130	172	S 73	-450	2497
123	S 24	2523	2190	173	S 74	-510	2497
124	S 25	2523	2250	174	S 75	-570	2497
125	S 26	2523	2310	175	S 76	-630	2497
126	S 27	2523	2370	176	\$77	-690	2497
127	S 28	2250	2497	177	S 78	-750	2497
128	S 29	2190	2497	178	\$ 79	-810	2497
129	S 30	2130	2497	179	S 80	-870	2497
130	S 31	2070	2497	180	S 81	-930	2497
131	\$ 32	2010	2497	181	S 82	-990	2497
132	S 33	1950	2497	182	S 83	-1050	2497
133	S 34	1890	2497	183	S 84	-1110	2497
133	S 35	1830	2497	184	S 85	-1170	2497
135	S 36	1770	2497	185	S 86	-1230	2497
136	S 36	1710	2497	185	S 86	-1230	2497
136	S 37 S 38	1650	2497	186	S 87	-1290	2497
137	S 38	1590	2497	187	S 89	-1410	2497
139	S 39	1590	2497	189	S 89 S 90	-1410	2497
139	S 40 S 41	1530	2497	189	S 90 S 91	-1470	2497
140	S 41	1410	2497	190	S 91	-1530	2497
		1350	2497				2497
142	S 43			192	S 93	-1650	
143	S 44	1290	2497	193	S 94	-1710	2497
144	S 45	1230	2497	194	S 95	-1770	2497
145	S 46	1170	2497	195	S 96	-1830	2497
146	S 47	1110	2497	196	S 97	-1890	2497
147	S 48	1050	2497	197	S 98	-1950	2497
148	S 49	990	2497	198	S 99	-2010	2497
149	S 50	930	2497	199	S 100	-2070	2497

PAD No.	Terminal	X = um	Y=um
201	S 102	-2190	2497
202	S 103	-2250	2497
202	S 104	-2524	2370
203	S 104	-2524	2310
204	S 105	-2524	2250
	S 107		2190
206		-2524	2130
207 208	S 108 S 109	-2524 -2524	2070
209	S 110	-2524	2010
210	S 111	-2524	1950
211	S 112	-2524	1890
212	S 113	-2524	1830
213	S 114	-2524	1770
214	S 115	-2524	1710
215	S 116	-2524	1650
216	S 117	-2524	1590
217	S 118	-2524	1530
218	S 119	-2524	1470
219	S120	-2524	1410
220	S121	-2524	1350
221	S 122	-2524	1290
222	S 123	-2524	1230
223	S 124	-2524	1170
224	S 125	-2524	1110
225	S126	-2524	1050
226	S 127	-2524	990
227	S 128	-2524	930
228	S129	-2524	870
229	S130	-2524	810
230	S131	-2524	750
231	C 103	-2524	690
232	C 102	-2524	630
233	C 101	-2524	570
234	C 100	-2524	510
235	C 99	-2524	450
236	C 98	-2524	390
237	C 97	-2524	330
238	C 96	-2524	270
239	C 95	-2524	210
240	C 94	-2524	150
241	C 93	-2524	90
242	C 92	-2524	30
243	C 91	-2524	-30
244	<b>C</b> 90	-2524	-90
245	C 89	-2524	-150
246	C 88	-2524	-210
240	C 87	-2524	-270
248	C 86	-2524	-330
248	C 85	-2524	-390
243	C 83	-2524	-450
250	0 84	-2024	-430

PAD No.	Terminal	X = um	Y = um
251	C 83	-2524	-510
252	C 82	-2524	-570
253	C 81	-2524	-630
254	C 80	-2524	-690
255	C 79	-2524	-750
256	C 78	-2524	-810
257	C 77	-2524	-870
258	C 76	-2524	-930
259	C 75	-2524	-990
260	C 74	-2524	-1050
261	C 73	-2524	-1110
262	C 72	-2524	-1170
263	C 71	-2524	-1230
264	C 70	-2524	-1290
265	C 69	-2524	-1350
266	C 68	-2524	-1410
267	C 67	-2524	-1470
268	C 66	-2524	-1530
269	C 65	-2524	-1590
270	C 64	-2524	-1650
271	C 63	-2524	-1710
272	C 62	-2524	-1770
273	C 61	-2524	-1830
274	C 60	-2524	-1890
275	C 59	-2524	-1950
276	C 58	-2524	-2010
277	C 57	-2524	-2070
278	C 56	-2524	-2130
279	C 55	-2524	-2190
280	C 54	-2524	-2250
281	C 53	-2524	-2310
282	C 52	-2524	-2370

BLOCK DIAGRAM



#### TERMINAL DESCRIPTION

No.	Symbol	I/O		Function										
1 to 8	DUMMY0 to DUMMY7			Dummy Terminals. These are open terminals electrically.										
9,46	Vdd	Power	Power Supp	oly Teri	minal (+2.5V	- +3.3V)								
13,30	Vss	GND	Ground Ter	minal (	0V)									
45 44 43 42 41	V1 V2 V3 V4 V5	Power	operation w voltage is s V	tion, each leve lowing relation /ing voltages \	ternal power supply of LCD driving /1-V4 depending on									
			Bia	s	V1	V2	V3	V 4						
			1/4Bi	as	V5+3/4VLCD	V5+2/4VLCD	V5+2/4VLCD	V5+1/4VLCD						
			1/5Bi	as	V5+4/5VLCD	V5+3/5VLCD	V5+2/5VLCD	V5+1/5VLCD						
			1/6Bi	as	V5+5/6VLCD	V5+4/6VLCD	V5+2/6VLCD	V5+1/6VLCD						
			1/7Bi	as	V5+6/7VLCD	V5+5/7VLCD	V5+2/7VLCD	V5+1/7VLCD						
			1/8Bi	as	V5+7/8VLCD	V5+6/8VLCD	V5+2/8VLCD	V5+1/8VLCD						
			1/9Bi	as	V5+8/9VLCD	V5+7/9VLCD	V5+2/9VLCD	V5+1/9VLCD						
			1/10B	ias	V5+9/10Vlcd	V5+8/10VLCD	V5+2/10VLCD	V5+1/10VLCD						
			1/11B	1/11Bias         V5+10/11VLcD         V5+9/11VLcD         V5+2/11VLcD         V5+1/11VLcD										
			(VLCD=VDD	CD=VDD-V5)										
38,39 36,37 34,35 32,33 31	C1+,C1 <sup>-</sup> C2+,C2 <sup>-</sup> C3+,C3 <sup>-</sup> C4+,C4 <sup>-</sup>	0	programme	d by in	struction (2 to	5 times )	e capacitor bet	Boosting time is						
40	VR		terminal and	d Vss.	•		-	ircuit for V5 level is						
		1	adjusted by	extern	al resistors.	J. J	VLCD Setup C							
15 14	T1 T2	I	LCD bias v	oltage	control termir			-						
			T1	T2	Voltage booster C	ir. Voltage A	dj. V/F Cir.							
			L	L/H	H Availabl	e Available	e Available							
			Н	L	Not Ava			_						
			Н	Н	Not Ava	il. Not Avai	I. Available							
22 to 29	Do to D7 (SI) (SCL)	I/O	Data Input/Output terminals. In Pararel Interface Mode (P/S="H") I/O terminals of 8-bit bus. In Serial Interface Mode (P/S="L") D7: Input terminal of serial data (SI). D6: Input terminal of serial data clock (SCL). D0 to D5 terminals are Hi-impedance. When CS="H", D0 to D7 terminals are Hi-impedance.											
			Do to D5	termin	als are Hi-im	pedance. hinals are Hi-i	mpedance.							
19	A0	-	Do to <u>D</u> 5 When C Data discre	<u>t</u> ermin S="H", minatic d data l	als are Hi-im Do to D⁊ tern on signal inpu between Disp H	ninals are Hi-i	signal from N	IPU discreminates						
19 12	A0 RES		Do to Ds When C Data discre transmoitted A0 Distin Reset termi	termin S="H", minatic d data l Disp nal.	als are Hi-im Do to D7 tern on signal inpu between Disp H play Data Ir	hinals are Hi-in t terminal. The lay data and h	ignal from M nstruction.	IPU discreminates						

New Japan Radio Co.,Ltd.

No	Symbol	I/O	Function										
21	RD(E)	Ι	RD(80 type) or E(68 type) signal input terminal. <in <u="">80 type MPU mode &gt;( SEL68="L" ) RD signal from 80 type MPU input terminal. Active "L". Do to D7 terminals are output during "L" level. <in 68="" mode="" mpu="" type="">( SEL68="H" ) Enable signal from 68 type MPU input terminal. Active "H".</in></in>										
20	WR(RW)	Ι	WR(80 type) or R/W(68 type) signal input terminal <in 80="" mode="" mpu="" type="">( SEL68="L" ) WR signal from 80 type MPU input terminal. Active "L". The data transmitted during WR="L" are fetched at the rising edge of WR. <in 68="" mode="" mpu="" type=""> ( SEL68="H" ) R/W signal from 68 type MPU input terminal.</in></in>										
			R/WHLStateReadWrite										
11	SEL68	I	MPU interface type selection terminal. This terminal must connect to V DD or Vss.										
			State 68 Type 80 Type										
10	P/S	I	Parallel or Serial interface selection signal input terminal.         P/S       Chip Select       Data/Command       Data       Read/Write       serial Clock         "H"       CS       A       D0 to D7       RD,WR       -         "L"       CS       A0       SI(D7)       -       SCL(D6)         In case of serial interface( P/S="L")         RAM data and status read operation do not work in mode of the serial interface. RD and WR terminals must fix to "H" or "L". D0 to D5 terminals are Hi-impedance.										
16 17	OSC1 OSC2	Ι	External clock input terminal. In Internal oscillation operation, OSC1 and OSC2 terminals should be Open.In External clock operation, the external clock input to OSC1 terminal.										
47 to 98	C0 to C51	0	LCD driving signal output terminals. Common output terminals:C 0 to C103 Segment output terminals:S 0 to S131 Common output terminal Following output voltage is selected by the combination of alternating (FR) signal and Common scanning data.										
99 to 230	S0 toS131	0	H V5 H L VDD										
	100131		L V1 L V4										
			Segment output terminal Following output voltage is selected by the combination of alternating (FR) signal and display data in the DD RAM.										
282 to 231	C52 to C103	0	RAM Data FR Output Voltage Normal Reverse										
			$ \frac{H}{L} \frac{VDD}{V2} $ $ \frac{H}{V5} \frac{V3}{VDD} $ $ \frac{H}{V2} \frac{VDD}{VDD} $										
			L V3 V5										

New Japan Radio Co., Ltd. -

#### Functional Description

#### (1) Description for each blocks

#### (1-1) Busy Flag (BF)

The Busy Flag (BF) is set to logical "1" in busy of internal execution by an instruction, and any instruction excepting for the "Status Read" is disable at this time. Busy Flag is outputted through D7 terminal by "Status Read" instruction. Although another instructions should be inputted after check of Busy Flag, no need to check Busy flag if the system cycle time (tCYC) as shown in **E**AC Characteristics is secured completely.

#### (1-2)Display Start Line Register

The Display Start Line Register is a register to set a display data RAM address corresponding to the COMo display line (the top line normally) for the vertical scroll on the LCD, Page address change and so forth. The Display Start Line Address set instruction sets the 8-bit display start address into this register.

#### (1-3) Line Counter

Line Counter is reset when the internal FR signal is switched and outputs the line address of the display data RAM by count up operation synchronizing with common cycle of **NJU6678V**.

#### (1-4) Column Address Counter

Column Address Counter is the 8-bit preset-able counter to point the column address of the display data RAM (DD RAM) as shown in Figure 1. The counter is incremented automatically after the display data read/write instructions execution. When the Column address counter reaches to the maximum existing address by the increment operations, the count up operation (increment) is frozen. However, when new address is set to the column address counter again, it restarts the count up operation from a set address. The operation of Column Address Counter is independent against Page Address Register.

By the address inverse instruction (ADC select) as shown in Figure 1, Column Address Decoder reverses the correspondence between Column address and Segment output of display data RAM.

#### (1-5) Page address Register

Page Address Register assigns the page address of the display data RAM as shown in Figure 1. In case of accessing from the MPU with changing the page address, Page Address Set instruction is required.

#### (1-6) Display Data RAM

The Display data RAM (DD RAM) is the bit map RAM consisting of 21,120 bits to store the display data corresponding to the LCD pixel on LCD panel.

The DD RAM data and the state of the LCD:

In Normal Display : "1"=Turn-On Display, "0" =Turn-Off Display In Reveres Display : "1"=Turn-Off Display, "0" =Turn-On Display

DD RAM output 132 bits parallel data addressed by line address counter then the data latched in the display data latch. Asynchronous data access to the DD RAM is available due to the access to the DD RAM from the CPU and latch to the display data latch operation are done independently.

#### (1-7) Common Driver Assignment

This circuit determines the scanning direction of the common output.

		l able 1											
	COM Outputs Terminals												
PAD No.	47 98		231 282										
Pin name	C 0 C 5 1		C 103 C 52										
Ver.A	COM 0 → COM 51		C O M 103 - C O M 52										
Ver.B	C O M 103 C O M 52		COM0										

The Mask fixes the common scanning direction between version A and B that can not be changed by the instruction.

New Japan Radio Co., Ltd.





New Japan Radio Co., Ltd.

(1-8) Reset Circuit When the input signal to RES terminal goes to "L", the reset circuit executes initialization as below;

The Initialization state (default)

- 1 Display Off
- 2 Normal Display (not inverse)
- 3 ADC Select : Normal (ADC Instruction Do ="0")
- 4 Read Modify Write Mode Off
- 5 Voltage Booster off, Voltage Regulator off, Voltage follower off
- 6 Static Drive Off
- 7 Driver Output Off
- 8 Clear the data of serial interface register
- 9 Set the Column Address Counter to 00H
- 10 Set the Display Start Line Register to 00H
- 11 Set the Page Address Register to page "0"
- 12 Set the EVR register to FFH
- 13 Set the Partial Display(1/104 duty)
- 14 Set the Bias select(1/11 Bias)
- 15 Set the Voltage Booster(5 times)
- 16 Set the n-line inverse register to 0H

The RES terminal connects to the reset terminal of the MPU synchronization with the MPU initialization as shown in " the MPU interface " in the Application Circuit section. The "L" level input signal as reset signal must keep the period over than 10us as shown in DC Characteristics. The **NJU6678V** takes 1us for the reset operation after the rising edge of the RES signal.

The reset operation by RES ="L" initializes each resister setting as above reset status, but the internal oscillation circuit and output terminals (D0 to D7) are not affected.

To avoid the lock-up, the reset operation by the RES terminal must be required every time when power terns on. The reset operation by the reset instruction, function 9 to 16 operations mentioned above is performed.

The  $\overline{\text{RES}}$  terminal must be keep "L" level when the power terms on in not use of the built-in LCD power supply circuit for no affect to the internal execution.

#### (1-9) LCD Driving Circuit

(a) LCD Driving Circuits

LCD driver is 236 sets of multiplexer consisting of 132 segments and 104 commons drivers to output LCD driving voltage. The common driver outputs the common scan signals formed with the shift register. The segment driver outputs the segment driving signal determined by a combination of display data in the DD RAM, common timing, FR signal, and alternating signal for LCD. The output wave forms of segment/common are shown in **LCD DRIVING** WAVEFORM.

#### (b) Display Data Latch Circuits

Display Data Latch Circuit latches the 132-bit display data outputted from the DD RAM addressed by the Line address counter to LCD driver at every common signal cycle temporarily. The original data in the DD RAM is not changed because of the Normal/Reverse display, Display On/Off, Static drive On/Off instruction processes only stored data in this Display Data Latch Circuit.

(c) Signal forming to Line Counter and Display Data Latch Circuit

The count clock to Line Counter and the latch clock to Display Data Latch Circuit are formed using the internal display clock (CL). The display data of 132 bits from Display Data RAM pointed by the line address synchronizing with the internal display clock are latched into the Display Data Latch Circuit and are outputted to LCD driving circuits.

The display data read out operation from DD RAM to the LCD Driver Circuit is completely independent operation with an access to the display data RAM from MPU.

#### (d) Display Timing Generation Circuit

The display timing generation circuit generates the internal timing of the display system by the master clock and the internal FR signal. As for it, the internal FR signal and the LCD alternating signal generate the wave form of 2-frame alternating drive wave form or the n-line inverse drive method for the LCD Driving circuit.

#### (e)Common Timing Generator The Common Timing Generator generates the common timing signal from the display clock (CL). -2-frame alternating drive mode 103 104 1 2 3 4 5 678 101 102 103 104 1 2 з 5 4 CL FR VDD -V1 $\infty$ .V4 .**V**5 **-**V1 C1 $\sqrt{5}$ RAM DATA VDD $V_2$ Sn ..V3 ..V5 Fig.2 -n-line inverse drive mode (n=7, line inverting register sets to 6) 103 104 1 2 3 4 5 6 7 101 102 103 104 1 2 8 34 5 CL FR ...V1 ...**V**4 ...**V**5 -V1 ...**V**4 V5 RAM DATA VDD - V2 ..V3 $V_5$ Fig.3

 $\infty$ 

Cl

Sn

NJU6678V

New Japan Radio Co., Ltd.

#### (f) Oscillation Circuit

The Oscillation Circuit is a low power type CR oscillator using an internal resistor and capacitor. The oscillator output is using for the display timing clock and for the voltage booster circuit. And the display clock(CL) is generated from this oscillator output frequency by dividing.

-The relation between duty and divide

_					Table 2					
	Duty	1/8	1/16	1/24	1/32	1/40	1/48,56	1/64,72	1/80,88	1/96,104
	Divide	1/50	1/25	1/16	1/12	1/10	1/8	1/6	1/5	1/4

#### (g) Power Supply Circuit

The internal power supply circuit generates the voltage for driving LCD. It consists of voltage booster circuits (from 2 times to 5 times), voltage regulator circuits, and voltage followers.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V1, V2, V3, V4,V5 and VOUT for the LCD should be supplied from outside, terminals C1<sup>+</sup>, C1<sup>-</sup>, C2<sup>+</sup>, C2<sup>-</sup>, C3<sup>+</sup>, C3<sup>-</sup>, C4<sup>+</sup>, C4<sup>-</sup>, and VR should be open. The status of internal power supply is selected by T1 and T2 terminal. Furthermore the external power supply operates with some of internal power supply function.

	Table 3												
	T1	T2	Voltage Booster	Voltage Adj.	Buffer(V/F)	Ext.Pow Supply	C1+,C1- to C4+,C4-	VR Term.					
	L	L/H	ON	ON	ON	-							
	Н	L	OFF	ON	ON	Vout	Open						
ſ	Н	Н	OFF	OFF	ON	V5,VOUT	Open	Open					

When (T1, T2)=(H, L), C1<sup>+</sup>, C1<sup>-</sup>, C2<sup>+</sup>, C2<sup>-</sup>, C3<sup>+</sup>, C3<sup>-</sup>, C4<sup>+</sup>, C4<sup>-</sup> terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the VOUT terminal should be supplied from outside.

When (T1, T2)=(H, H), terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.

The internal power supply Circuits is designed specially for a small-size LCD like as normal cellular phone size LCD panel. When **NJU6678V** apply to the large size LCD panel application (large capacitive load), external power supply is required to keep good display condition.

To keep good display condition, external component of the capacitors connecting to the V1 to V5 terminals and voltage booster circuits and the feedback resistors for the V5 operational amplifier must fix each optimized constant after checking various display patterns on LCD panel actually in the application.

OPower Supply applications

(1) Internal Power Supply Example.

All of the Internal Booster, Voltage Regulator, Voltage Follower using.

Internal power supply ON (instruction) (T1,T2)=(L,L)



(2) Only VOUT Supply from outside Example.
 Internal Voltage Regulator, Voltage Follower using
 Internal power supply ON (Instruction) (T1,T2) = (H,L)



(3) VOUT and V5 supply from outside Example. Internal Voltage Follower using.

Internal power supply (Instruction) (T1,T2) =(H,H)



(4) External Power Supply Example
 All of V1 to V5 and VOUT supply from outside
 Internal power supply (Instruction) (T1,T2) =(H,H)



 $\otimes$  : These switches should be open during the power save mode.

#### (2) Instruction

The **NJU6678V** distinguishes the data on the data bus D0 to D7 as an instruction by combination of A0,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}(\text{R}/\text{W})$  signals. The decoding of the instruction and exection performes with only high speed internal timing without relation to the external clock. Therefore, no busy flag check required normally. In case of the serial interface, the data input as MSB(D7) first serially. Table.4 shows the instruction codes of the **NJU6678V**.

					Tab	e 4.	Ins	tructi	ion C	Code	;		(*:Don't Care)
	Instruction	A 0	R D	WR	D 7	0 D 6	Code D₅		D 3	D 2	D 1	D٥	Description
a)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0/1	LCD Display ON/OFF 0:OFF 1:ON
(b)	Display Start Line Set High Order 4bits	0	1	0	0	1	0	1	н		Orde ress	er	Determine the Display Line of RAM to the COM0. (Set the Higher order 4bits)
	Display Start Line Set Lower Order 4bits	0	1	0	0	1	1	0	Lc		Ord ress	er	Determine the Display Line of RAM to the COMO. (Set the Lower order 4bits)
(c)	Page Address Set High Order 1bits	0	1	0	0	1	0	0	*	*	*	Hi.	Set the Higher order 1bit page of DD RAM to the Page Address Register
	Page Address Set Lower Order 4bits	0	1	0	1	1	0	0			Ord ddre		Set the Lower order 4 bit page of DD RAM to the Page Address Register
(d)	Column Address Set High Order 4bits	0	1	0	0	0	0	1			Orde n Ad		Set the Higher order 4 bits Column Address to the Reg.
	Column Address Set Lower Order 4bits	0	1	0	0	0	0	0	-		Ord n Ad		Set the Lower order 4 bits Column Address to the Reg.
e)	Status Read	0	0	1		Sta	tus		0	0	0	0	Read out the internal Status
(f)	Write Display Data	1	1	0			V	Vrite	Data	a			Write the data into the Display Data RAM
(g)	Read Display Data	1	0	1			F	lead	Data	a			Read the data from the Display Data RAM
h)	Normal or Inverse ON/OFF Set	0	1	0	1	0	1	0	0	1	1	0/1	Inverse the ON and OFF Display 0:Normal 1:Inverse
(i)	Static Drive ON /Normal Display	0	1	0	1	0	1	0	0	1	0	0/1	Whole Display Turns ON 0:Normal 1:Whole Disp. ON
(j)	Sub instruction table mode	0	1	0	0	1	1	1	0	0	0	0	Set the Sub instruction table.
	(k)Partial Display												
	1st Block, Set Start display unit	0	1	0	0	0	0	0	Start display unit			ay	Set the Start display unit of 1st Block.
	1st Block, Set The number of display units	0	1	0	0	0	0	1			oero yuni		Set the number of display units of 1st Block.
	2nd Block, Set Start display unit	0	1	0	0	0	1	0	St		displ: nit	аy	Set the Start display unit of 2nd Block.
	2nd Block, Set The number of display units	0	1	0	0	0	1	1			pero yuni		Set the number of display units of 2nd Block.
	Partial display on	0	1	0	0	1	0	0	0	0	0	0	It comes off the mode to set and a display is executed.
<u>.</u>	(I)n-line Inverse Drive S	et											
Sub Inst.	Register Set	0	1	0	0	1	0	1	*	*	hig or	her der	Set the number of inverse drive line.
	Register Set Lower order 4 bits	0	1	0	0	1	1	0	Lo	ower	ord	er	Set the number of inverse drive line.
	n-line Inverse Drive Set is executed.	0	1	0	0	1	1	1	0	0	0	0	The execution of the line invers drive.
	(m)EVR Register Set	-	-		_	-							
	EVR Register Set Higher order 4 bits	0	1	0	1	0	0	0			Data rord		Set the V5 output level to the EVR register. (Higher order 4 bits)
	EVR Register Set Lower order 4 bits	0	1	0	1	0	0	1			Data ord		Set the V5 output level to the EVR register. (Lower order 4 bits)
	EVR Register Set is executed.	0	1	0	1	0	1	0	0	0	0	0	The execution of the EVR.
n)	End of sub instruction table mode	0	1	0	0	1	1	1	0	0	0	1	It ends the setting of sub

New Japan Radio Co., Ltd.

(\*:Don't Care)

	Instruction					(	Code	•							
	instruction	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D٥	Description		
(0)	Bias Select	0	1	0	1	0	1	1	*		Bias		Select the bias (8 Patterns)		
(p)	Boost Level Select	0	1	0	0	0	1	1	0	0		ost tiple	Set the Booster circuits		
(q)	Read Modify Write /End	0	1	0	1	1	1	0	0	0	0	0/1	Read Modify Write mode D0=0:On D0=1:End		
(1)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits		
(s)	Internal Power Supply ON/OFF	0	1	0	0	0	1	0	0	0	0		0:Int. Power Supply OFF 1:Int. Power Supply ON		
(t)	Driver Outputs ON/OFF	0	1	0	0	0	1	0	0	0	1	0/1	D0=0: LCD Driver Outouts OFF D0=1: LCD Driver Outputs ON		
(u)	Power Save (Complex Command)	0 0	1	0 0	1 1	0	1	0	1 0	1	1 0	0 1	Set the Power Save Mode (LCD Display OFF +Static Drive ON)		
(v)	ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Set the DD RAM vs Segment D0=0:Normal D0=1:Inverse		

#### (2-1) Explanation of Instruction Code

#### (a) Display On/Off

It executes the ON/OFF control of the whole display without relation to the DD RAM or any internal conditions.



#### (b) Display Start Line

It sets the DD RAM line address corresponding to the COM0 terminal (normally assigned to the top display line). In this instruction execution, the display area is automatically set by the lines that correspond to the display duty ratio to the upward direction of the line address. Changing the line address by this instruction performs smooth scrolling to a vertical direction. In this time, the DD RAM data are unchanged.

A	0 R	ō w	R I	D7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
C	) 1	(	)	0	1	0	1	Α7	A 6	A 5	A 4	ĺ
0	1	C	)	0	1	1	0	Аз	A 2	A 1	A 0	ĺ
A	7 A6	A5	A4	Аз	A2	A1	Ao		Line A	ddress(	HEX)	
0	0	0	0	0	0	0	0			00		
0	0	0	0	0	0	0	1			01		
				:						:		
				:						:		
1	0	0	1	1	1	1	1			9 F		

(c) Page Address Set

When MPU access to the DD RAM, a page address is set by page Address Set instruction before writing the data. (Note: the change of page address is not affected to the display.)

_	A 0	RD	WR	D7	D 6	D 5	D 4	D 3	D2	D 1	D o	_
	0	1	0	0	1	0	0	*	*	*	A 4	ĺ
Γ	0	1	0	1	1	0	0	Аз	A 2	A 1	Α ο	(*:Don't Care)
_		-					-	-	-	_		•
E	A4		Аз	A2	A	1	Ao		Page			
Г	0		0	0	(	C	0		0			
	0		0	0	(	C	1		1			
L				:					:			
1				:					:			
L	1		0	0		1	1		19			

#### (d) Column Address

When MPU accesses to the DD RAM, the row address set by Page Address Set instruction is required with the column address before writing the data. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits.

When the MPU access to the DD RAM continuously, the column address increments automatically from the set address after each data access. Therefore, the MPU can transmit only the Data continuously without setting the column address at every transmission time. The increment of column address is stopped at the maximum column address plus 1 limited by each display mode. When the column address count up is stopped, the row address is not changed.

A0 RD WR D7 D6 D5 D4 D3 D2 D1 D0	
0 1 0 0 0 0 1 A7 A6 A5 A4	Higher Order
0 1 0 0 0 0 A3 A2 A1 A0	Lower Order
A7 A6 A5 A4 A3 A2 A1 A0 Column Address(HEX)	
0 0 0 0 0 0 0 0	
0 0 0 0 0 0 1 1	

#### (e) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET" described as follows.

A 0	RD	ŴŔ	D 7	D 6	D 5	D4	D 3	D 2	D 1	D0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle. All instructions can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column (segment) address and segment driver. 0 :Counterclockwise Output (Inverse)

- 1 :Clockwise Output (Normal)
- (Note) The data "0=Inverse" and "1=Normal" of ADC status is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.

- 0 : Whole Display "On
- 1 : Whole Display "Off"
- (Note) The data "0=On" and "1=Off" of Display On/Off status is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initializing by RES terminal signal or reset instruction.

- 0 : Not Reset status
- 1 : In the Reset status

New Japan Radio Co., Ltd.

#### (f) Write Display Data

It writes the data on the data bus into the DD RAM. column address increments automatically after data writing, therefore, the MPU can write the data into the DD RAM continuously without the address setting at every writing time once the starting address is set.

A 0	RD	ŴŔ	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
1	1	0				WRITE	DATA			

#### (g) Read Display Data

This instruction reads out the 8-bit data from DD RAM addressed by the column and the page address. The column address automatically increments after the 8-bit data read out, therefore, the MPU can read the data from the DD RAM continuously without the address setting at every reading time once the starting address is set. Note that the dummy read is required just after setting the column address (see "(4-4) Access to the DD RAM and the Internal Register").

In the serial interface mode, the display data is unable to read out.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
1	0	1				READ	DATA			

#### (h) Normal or Inverse On/Off Set

It changes the display condition of normal or reverse for entire display area. The execution of this instruction does not change the display data in the DD RAM.

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	0	1	0	1	0	1	0	0	1	1	D
-		D0:1	Normal	R	AM dat	On"					
		1 : I	nverse	R	AM dat	On"					

#### (i) Static Drive

This instruction turns all the pixels ON regardless the data stored in the DD RAM. In this time, the data in DD RAM are remained and unchanged. This instruction is executed prior to the "Normal or Inverse On/Off Set" Instruction.

A 0	RD	ŴŔ	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	0	1	0	0	1	0	D

D 0 : Normal Display

1 : Whole Display turns On

When the "Static Drive ON" instruction is executed at Display OFF status, the **NJU6678V** operates in Power Save Mode. (Refer " Power Save Mode ")

#### (j) Sub Instruction table mode

This instruction switches the instruction table from the main to the sub. The sub instruction table contains instructions of partial display, n-line inverse drive set and EVR register set as mentioned in (k), (l) and (m). The instruction of sub instruction table mode must be executed before above 3 sub instructions execution. The instruction of end of sub instruction table mode (n) switches the instruction table from the sub to the main. If any main instructions are written in the sub instruction mode, the **NJU6678V** will malfunction.



-Set sub Instruction table flow is shown below:



#### (k) Partial Display

It selects two active display areas on the LCD Panel partially. The display area is divided to 13 units with four commons each and selected two display blocks by setting Unit number and number of Unit required (not overlap, not over than 13 units) to display on the LCD panel. These two display blocks are assigned optionally on the LCD panel. Duty selects an adapted ratio number corresponding to the total number of two display blocks automatically.

Partial Display function adjusts the LCD driving voltage, Voltage boosting times and E.V.R level by the instruction to generate the optimum LCD driving voltage for display quality. As result, the operating current is reduced.

· Display Unit Structure

UNIT	0	(8 commons)	
UNIT	· 1		
UNIT	2		
UNIT	3		
UNIT	4		
UNIT	5		
UNIT	6		104-common
UNIT	7		
UNIT	8		
UNIT	9		
UNIT	10		
UNIT	· 11	Ý	
UNIT	12	(8 commons)	

132-segment

#### Partial display instruction

When Partial Display functions, both of Top Unit Number of display area (the Start Unit) and the number of the effective continuous unit (Display Unit) from the Start Unit for the first display block and the second. Attention that the first display block and the second definition must not be overlap of display area and not be over than 13 units in total.

In case of whole display (1/104 duty), the first display block defines Start Unit=0 (0.0.0.0) and Display Unit = 13 (1,1,0,1) for all of display area selection. In this time, the definition of the second display block is ignored. In case of only the first block display, the second display block defines Start Unit=0 (0.0.0.0) and Display Unit = 0 (0.0.0.0) for no display area.

	_	A 0	RD	ŴŔ	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
		0	1	0	0	0	0	0	D	D	D	D	Start unit
1 <sup>st</sup> Block				-									
		0	1	0	0	0	0	1	D	D	D	D	The display unit number
	_												
		0	1	0	0	0	1	0	D	D	D	D	Start unit
2 <sup>nd</sup> Block													
	$\mathbf{n}$	0	1	0	0	0	1	1	D	D	D	D	The display unit number
	$\backslash$	0	1	0	0	0	1	1	D	D	D	D	

By input following instruction, the duty ratio is changed automatically and executes the partial display function.

	0	1	0	0	1	0	0	0	0	0	0	Partial display on
Ì	D :unit	numbo	(Hov)							-	-	-

D :unit number (Hex.)

Notes) Attention followings due to prevent from mulfunction

- The input order of Partial Display instructions must follow above.
- · Prohibits the overlap of the 1st partial display block and the 2nd.
- The Start Unit of the 1st partial display block must not be over 12.
- The total Display Unit Number (the sum of the 1st and 2nd partial display block Unit Num ber) must not be over 13.
- · On the LCD panel, no active display area inserts between the 1st display block and the 2nd. However, the display data of the 1<sup>st</sup> display block and the 2<sup>nd</sup> must store continuously in the display data RAM.

#### Example of the Partial Display setting.

UNIT 0 UNIT 1	1 <sup>st</sup> Block
UNIT 2	
UNIT 3	
UNIT 4	
UNIT/5	
UNIT/6	2 <sup>nd</sup> Block
//////////////////////////////////////	
UNIT 8	
UNIT 9	
UNIT 10	
UNIT 11	
UNIT 12	active display-block

The above partial display condition is set as follows:

1)Set sub instruction mode

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.

2)Set partial display conditions

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	1 <sup>st</sup> Block, Set start unit
0	1	0	0	0	0	0	0	0	0	0	to "0"
	-							-			1 <sup>st</sup> Block, Set the display
0	1	0	0	0	0	1	0	0	1	0	unit number to "2"
								_			2 <sup>nd</sup> Block, Set start unit
0	1	0	0	0	1	0	0	1	0	0	to "4"
		-					_	_			2 <sup>nd</sup> Block, Set the display
0	1	0	0	0	1	1	0	1	0	1	units number to "5"
							_		_		
0	1	0	0	1	0	0	0	0	0	0	Execute Partial display.

The Duty is changed to 1/56 automatically.

3)End sub instruction mode

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	End sub instruction
0	1	0	0	1	1	1	0	0	0	1	mode. Back to main instruction mode.

Duty is changed automatically when Partial Display execution. But LCD Driving Voltage, Bias, Driving form like as 2-frame alternating driving or n-line inverse are not changed. Therefore, Display Off should operate before Partial Display execution for prevention of unexpected display, and Voltage Booster Select instruction, E.V.R Register Set, Bias Select and n-line Inverse Driving Set should set optimum conditions for good display in the mean time of Partial Display instruction execution. The optimum conditions should fix refering the result of actual display eveluation.

New Japan Radio Co., Ltd.

-Set Partial Display flow is shown below:



(I) n-line Inverse Drive Mode

n-Line Inverse Register Set (refer +Functional Description Fig.3 n-line Inverse alternative drive mode) It sets a line number to inverse the polarity of common driver and segment.

The instructions must be input in order of followings. These instructions are sub instruction sets and must be set after (j)Sub instruction table mode.

ruction	mode										
A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.
									-		inioue.
A 0	RD	WR	D7	D 6	D 5	D4	D 3		D1		-
0	1	0	0	1	0	1	*	*	A 5	A 4	Higher order
											<b>T</b>
0	1	0	0	1	1	0	A 3	A 2	A 1	A 0	Low order
A5		A4	Аз	A	2	A1	A	0	Inverse	line	
0		0	0		0	0	0		-(*)		(*:2-frame alternating
0		0	0		0	0	1		2		drive mode.)
				:					:		
1		1	1		1	1	1		64		
n-line l	nverse										
A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
0	1	0	0	1	1	1	0	0	0	0	]
ruction	modo									_	-
		WR	D 7	De	D 5	D۵	Dз	D2	D 1	D٥	Ford such in struction
-		-		-	-		-				End sub instruction mode. Back to main
v		Ŭ	Ŭ			<u> </u>	Ŭ	Ŭ	Ŭ	· ·	instruction mode.
			— Ne	w Jap	<mark>an</mark> Ra	idio Ci	o., Ltd.				
	A 0 0 verse nu A 0 0 0 0 1 n-line I A 0 0	0       1         verse number       RD         0       1         0       1         0       1         0       1         0       1         0       1         0       1         0       1         0       1         0       1         0       1         0       1         n-line       Nverse         A0       RD         0       1         ruction       mode         A0       RD	A0       RD       WR         0       1       0         rerse number       WR         0       RD       WR         0       1       0         0       1       0         0       1       0         0       1       0         0       1       0         0       1       1         0       0       0         1       1       1         n-line       NUR       WR         0       1       0         number       RD       WR         0       1       0         number       WR       WR         0       1       0         number       WR       WR         0       1       WR         0       1       WR         0       1       WR	A0       RD       WR       D7         0       1       0       0         rerse number       WR       D7         A0       RD       WR       D7         0       1       0       0         0       1       0       0         0       1       0       0         0       1       0       0         1       1       1       1         n-line Inverse       A0       RD       WR       D7         0       1       0       0       0         1       1       1       1       1         n-line Inverse       WR       D7       0       0         0       1       0       0       0         ruction mode       WR       D7       0       1         0       1       0       0       0       0	A0 $\overline{RD}$ $\overline{WR}$ $D7$ $D6$ 0         1         0         0         1           rerse number $\overline{RD}$ $\overline{WR}$ $D7$ $D6$ 0         1         0         0         1           0         1         0         0         1           0         1         0         0         1           0         1         0         0         1           0         1         0         0         1           A5         A4         A3         A           0         0         0         0         0           0         0         0         0         0           1         1         1         1         1           n-line Inverse $\overline{RD}$ $\overline{WR}$ $D7$ $D6$ 0         1         0         0         1         1           ruction mode $\overline{RD}$ $\overline{WR}$ $D7$ $D6$ 0         1         0         0         1	A0       RD       WR       D7       D6       D5         0       1       0       0       1       1         rerse number       WR       D7       D6       D5         0       1       0       0       1       1         A0       RD       WR       D7       D6       D5         0       1       0       0       1       0         0       1       0       0       1       1         A5       A4       A3       A2       0       0       0         0       0       0       0       0       0       0       0         A5       A4       A3       A2       0       0       0       0       0         1       1       1       1       1       1       1       1         n-line Inverse       RD       WR       D7       D6       D5       0       1       1         ruction mode       WR       D7       D6       D5       0       1       1       1         A0       RD       WR       D7       D6       D5       0       1       1	A0       RD       WR       D7       D6       D5       D4         0       1       0       0       1       1       1         o       RD       WR       D7       D6       D5       D4         o       RD       WR       D7       D6       D5       D4         0       1       0       0       1       0       1         0       1       0       0       1       0       1         0       1       0       0       1       1       0         A5       A4       A3       A2       A1         0       0       0       0       0       0       0         0       0       0       0       0       0       0         1       1       1       1       1       1         n-line Inverse       A0       RD       WR       D7       D6       D5       D4         0       1       0       0       1       1       1       1         runction mode       WR       D7       D6       D5       D4         0       1       0       0 <td>A0       <math>\overline{RD}</math> <math>\overline{WR}</math> <math>D7</math> <math>D6</math> <math>D5</math> <math>D4</math> <math>D3</math>         0       1       0       0       1       1       1       0         verse number       A0       <math>\overline{RD}</math> <math>\overline{WR}</math> <math>D7</math> <math>D6</math> <math>D5</math> <math>D4</math> <math>D3</math>         0       1       0       0       1       0       1       1       0         0       1       0       0       1       0       1       1       0         0       1       0       0       1       1       0       1       *         0       1       0       0       1       1       0       A3         A5       A4       A3       A2       A1       A4         0       0       0       0       0       0       0         1       1       1       1       1       1       1         0       0       0       1       1       1       0         1       0       0       1       1       1       0         1       0       0       1       1       1       0     &lt;</td> <td>A0       RD       WR       D7       D6       D5       D4       D3       D2         0       1       0       0       1       1       1       0       0         verse number       A0       RD       WR       D7       D6       D5       D4       D3       D2         0       1       0       0       1       1       1       0       0         0       1       0       0       1       0       1       *       *         0       1       0       0       1       1       0       A3       A2         A5       A4       A3       A2       A1       A0       A0       0       0       1       1       0       A3       A2         A5       A4       A3       A2       A1       A0       A0       D       0       0       0       0       0       0       0       0         0       0       0       0       0       0       0       1       1       1         1       1       0       0       1       1       1       0       0         0</td> <td>A0       RD       WR       D7       D6       D5       D4       D3       D2       D1         0       1       0       0       1       1       1       0       0       0         verse number       A0       RD       WR       D7       D6       D5       D4       D3       D2       D1         0       1       0       0       1       1       1       0       0       0         0       1       0       0       1       0       1       *       *       A5         0       1       0       0       1       1       0       A3       A2       A1         A5       A4       A3       A2       A1       A0       Inverse         0       0       0       1       1       0       A3       A2       A1         A5       A4       A3       A2       A1       A0       Inverse         0       0       0       0       0       1       1       1       1       1         0       0       0       1       1       1       1       0       0       0</td> <td>A0       <math>\overline{RD}</math> <math>\overline{WR}</math> <math>D7</math> <math>D6</math> <math>D5</math> <math>D4</math> <math>D3</math> <math>D2</math> <math>D1</math> <math>D0</math>         0       1       0       0       1       1       1       0       0       0       0         verse number       A0       <math>\overline{RD}</math> <math>\overline{WR}</math> <math>D7</math> <math>D6</math> <math>D5</math> <math>D4</math> <math>D3</math> <math>D2</math> <math>D1</math> <math>D0</math>         0       1       0       0       1       0       0       1       <math>R</math> <math>D7</math> <math>D6</math> <math>D5</math> <math>D4</math> <math>D3</math> <math>D2</math> <math>D1</math> <math>D0</math>         0       1       0       0       1       0       1       <math>R</math> <math>A5</math> <math>A4</math>         0       1       0       0       1       1       0       <math>A3</math> <math>A2</math> <math>A1</math> <math>A0</math>         A5       A4       A3       A2       A1       A0       Inverse line       <math>O</math> <math>O</math></td>	A0 $\overline{RD}$ $\overline{WR}$ $D7$ $D6$ $D5$ $D4$ $D3$ 0       1       0       0       1       1       1       0         verse number       A0 $\overline{RD}$ $\overline{WR}$ $D7$ $D6$ $D5$ $D4$ $D3$ 0       1       0       0       1       0       1       1       0         0       1       0       0       1       0       1       1       0         0       1       0       0       1       1       0       1       *         0       1       0       0       1       1       0       A3         A5       A4       A3       A2       A1       A4         0       0       0       0       0       0       0         1       1       1       1       1       1       1         0       0       0       1       1       1       0         1       0       0       1       1       1       0         1       0       0       1       1       1       0     <	A0       RD       WR       D7       D6       D5       D4       D3       D2         0       1       0       0       1       1       1       0       0         verse number       A0       RD       WR       D7       D6       D5       D4       D3       D2         0       1       0       0       1       1       1       0       0         0       1       0       0       1       0       1       *       *         0       1       0       0       1       1       0       A3       A2         A5       A4       A3       A2       A1       A0       A0       0       0       1       1       0       A3       A2         A5       A4       A3       A2       A1       A0       A0       D       0       0       0       0       0       0       0       0         0       0       0       0       0       0       0       1       1       1         1       1       0       0       1       1       1       0       0         0	A0       RD       WR       D7       D6       D5       D4       D3       D2       D1         0       1       0       0       1       1       1       0       0       0         verse number       A0       RD       WR       D7       D6       D5       D4       D3       D2       D1         0       1       0       0       1       1       1       0       0       0         0       1       0       0       1       0       1       *       *       A5         0       1       0       0       1       1       0       A3       A2       A1         A5       A4       A3       A2       A1       A0       Inverse         0       0       0       1       1       0       A3       A2       A1         A5       A4       A3       A2       A1       A0       Inverse         0       0       0       0       0       1       1       1       1       1         0       0       0       1       1       1       1       0       0       0	A0 $\overline{RD}$ $\overline{WR}$ $D7$ $D6$ $D5$ $D4$ $D3$ $D2$ $D1$ $D0$ 0       1       0       0       1       1       1       0       0       0       0         verse number       A0 $\overline{RD}$ $\overline{WR}$ $D7$ $D6$ $D5$ $D4$ $D3$ $D2$ $D1$ $D0$ 0       1       0       0       1       0       0       1 $R$ $D7$ $D6$ $D5$ $D4$ $D3$ $D2$ $D1$ $D0$ 0       1       0       0       1       0       1 $R$ $A5$ $A4$ 0       1       0       0       1       1       0 $A3$ $A2$ $A1$ $A0$ A5       A4       A3       A2       A1       A0       Inverse line $O$

#### (m) EVR Register Set

It controls the voltage regulator circuit of the internal LCD power supply to adjust the LCD display contrast by changing the LCD driving voltage "V5". By data setting into the EVR register, the LCD driving voltage "V5" selects out of 201 steps of regulated voltage. The voltage adjustable range of "V5" is fixed by the external resistors. For details, refer the section "(3-2) Voltage Adjust Circuits".

1)Set sub i	nstruction	mode
-------------	------------	------

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.

#### 2)Set EVR Register

gister										
A 0	RD	ŴR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	0	0	0	Α7	Α6	A 5	A 4
	-		_	-	-					
0	1	0	1	0	0	1	А з	A 2	A 1	Α 0
A7	A6	A5	A4	Аз	A2	A 1	Ao		Vlcd	
0	0	1	1	0	1	1	1		Low	
			:						:	
			:						:	
									High	

VLCD=VDD-V5

When EVR doesn't use, set the EVR register to (1,1,1,1,1,1,1).

3)Execute the EVR

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	0	1	0	0	0	0	0

#### 4)End sub instruction mode

		mouo										
_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_End sub instruction
I	0	1	0	0	1	1	1	0	0	0	1	mode. Back to main
				_			-	-			-	instruction mode.

#### (n) End of Sub instruction table mode

"End of sub instruction table mode" instruction switches instruction table from sub to main. (k)Partial display, (l)n-line inverse drive mode, and (m)EVR are sub instruction sets on the sub instruction table. The instruction of "END of sub instruction mode" must be set after these sub instruction sets. The **NJU6678V** may occur incorrect operation if any main instructions on the main instruction table are input in mode of sub instruction table.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D o
0	1	0	0	1	1	1	0	0	0	1

#### (o) Bias Select

This instruction sets the bias voltage.

	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
Γ	0	1	0	1	0	1	1	*	A 2	A 1	A 0	(*:Don't Care)
	_											-
		A2	A	1	A 0		Bia	as				
		0	0	)	0		1/	4	Ĩ			
		0	0	)	1		1/	5				
		0	1		0		1/	6				
		0	1		1		1/	7				
		1	0	)	0		1/	8				
		1	0	)	1		1/	9				
		1	1		0		1/*	10				
		1	1		1		1/*	11				

#### (p) Boost Level Select

This instruction sets the boost level (2 to 5 times). When "Partial Display Instruction" execution, the "Boost Level Select" also must be executed. If the external capasitors are connected as the lower than 5 times boost level, don't set the boost level by the instruction over than the boost level by conecting capasitors. If set the boost level over than it, the device will make malfunction.

 A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	0	0	1	1	0	0	A 1	A 0

Com	mand	Booster Multiple							
A1	Ao	5times external capacitors connections	4times external capacitors connections	3times external capacitors connections	2times external capacitors connections				
0	0	2-time							
0	1	3-time	2-time						
1	0	4-time	3-time	2-time					
1	1	5-time	4-time	3-time	2-time				

#### (q) Read Modify Write/End

This instruction sets the Read Modify Write controlling the page address increment. In this mode, the Column Address only increments when execute the display data "Write" instruction; but no change when the display data "Read" Instruction. This status is continued until the End instruction execution. When the End instruction is executed, the Column Address goes back to the start address before the execution of this "Read Modify Write" instruction. This function reduces the load of MPU for repeating display data change of the fixed area (ex. cursor blink).



D 0 : Read Modify Write On

1 : End

Note) In this "Read Modify Write" mode, out of display dara "Read"/"Write", any instructions except "Column Address Set" can be executed.

- The Example of Read Modify Write Sequence



#### (r) Reset

This instruction executes the following initialization.

The reset by the reset signal input to the RES terminal (hardware reset) is required when power turns on. This reset instruction does not use instead of this hardware reset when power turns on.

Initialization

- 1 Set the Column Address Counter to 00H
- 2 Set the Display Start Line Register to 00H
- 3 Set the Page Address Register to page "0"
- 4 Set the EVR register to FFH
- 5 Set the Partial Display(1/104 duty)
- 6 Set the Bias select(1/11 Bias)
- 7 Set the Voltage Booster(5 times)
- 8 Set the n-line inverse register to 0H

The DD RAM is not affected by this initialization.

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	0	1	0	1	1	1	0	0	0	1	0

(s) Internal Power Supply ON/OFF

This instruction control ON and OFF for the internal Voltage Converter, Voltage Regulator and Voltage Follower circuits. For the Booster circuits operation, the oscillation circuits must be in operation.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D o
0	1	0	0	0	1	0	0	0	0	D

D 0 : Internal Power Supply Off

1 : Internal Power Supply On

The internal Power Supply must be Off when external power supply using.

\*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, VDD and VLCD.

Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the (3-4) Fig.5)

(t) Driver Outputs ON/OFF

This instruction controlls ON/OFF of the LCD Driver Outputs.

A 0	RD	ŴR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	0	0	1	0	0	0	1	D

D 0 : LCD driving waveform output Off

1 : LCD driving waveform output On

The **NJU6678V** implements low power LCD driving voltage generator circuit and requires the following Power Supply ON/OFF sequence.

- LCD Driving Power Supply ON/OFF Sequences

The sequences below are required when the power supply turns ON/OFF.

For the power supply turning on operation after the power-save mode, refer the "power save release sequence" mentioned after.



\*1 The Internal Power Supply rise time is depending on the condition of the Supply Voltage, VLCD=VDD-V5, External Capacitor of Booster, and External Capacitor connected to V1 to V5. To know the rise time correctly, test by using the actual LCD module.

(u) Power Save (complex comand)

When Static Drive ON at the Display OFF status (inverse order also same), the internal circuits goes to the Power Save Mode and the operating current is dramatically reduced, almost same as the standby current. The internal status in the Power Save Mode is shown as follows;

- 1: The Oscillation Circuits and the Internal Power Supply Circuits stop the operation.
- 2: LCD driving is stopped. Segment and Common drivers output VDD level voltage.
- 3: The display data and the internal operating condition are remained and kept as just before enter the Power Save Mode.
- 4: All the LCD driving bias voltage (V1 to V5) is fixed to the VDD level.

The power save and its release perform according to the following sequences.



The **NJU6678V** constantly spends the current without the execution of the Driver Outputs OFF instruction. The LCD drive waveform is not output until the Driver Outputs ON instruction is executed.

- \*1 In the Power Save sequence, the Power Save Mode starts after the Static Drive ON command is executed.
- \*2 In the Power Save Release sequence, the Power Save Mode releases just after the Static Drive OFF instruction execution. The Display ON instruction is allowed to execute at any time after the Static Drive OFF instruction is completed.
- \*3 The Internal Power Supply rise time is depending on the condition of the Supply Voltage, V<sub>LCD</sub>=V<sub>DD</sub>-V5, External Capacitor of Booster, and External Capacitor connected to V1 to V5. To know the rise time cor rectly, test by using the actual LCD module.
- \*4 LCD driving waveform is output after the exection of the Driver Outputs ON instruction execution.
- \*5 In case of the external power supply operation, the external power supply should be turned off before the Power Save Mode and connected to the VDD for fixing the voltage. In this time, VOUT terminal also should be made codition like as disconection or connection to Vss.

#### (v) ADC Select

This instruction determines the correspondence of Column in the DD RAM with the Segment Driver Outputs. Segment Driver Output order is inversed when this instruction executes, therefore, the placement the **NJU6678V** against the LCD panel becomes easy.

_	A 0	R D	R/W W R	D7	D 6	D 5	D 4	D 3	D 2	D 1	Do
	0	1	0	1	0	1	0	0	0	0	D
	D 0 : Clockwise Output (Normal) Segment Driver So to S131 1 : Counterclockwise Output (Inverse) Segment Driver S131 to So										

#### (3) Internal Power Supply

(3-1) 5-time voltage booster circuits

The 5-time voltage booster circuit outputs the negative Voltage(V<sub>DD</sub> Common) boosted 5 times of VDD-VSS from the VOUT terminal with connecting the five capacitors between C<sub>1</sub><sup>+</sup> and C<sub>1</sub><sup>-</sup>, C<sub>2</sub><sup>+</sup> and C<sub>2</sub><sup>-</sup>, C<sub>3</sub><sup>+</sup> and C<sub>3</sub><sup>-</sup>, C<sub>4</sub><sup>+</sup> and C<sub>4</sub><sup>-</sup>, and V<sub>SS</sub> and V<sub>OUT</sub>. The boosting time is selected out of 2 times to 5 by the combination of changing the external capacitors connection and "Booster Level Select" instruction. (refer (2-1)Instruction (p)Voltage Boost time select) Voltage Booster circuits requires the clock signals from internal oscillation circuit or the external clock signal,

therefore, the internal oscillation circuits or the external clock supplier must be operating when the voltage booster is in operation.

The boosted voltage of VDD-VOUT must be 17V or less.

The boost voltage and the capacitor connection are shown below.

The boosted voltage and VDD, VSS



Example of the external capacitor connection to the voltage booster circuits





#### (3-2)Voltage Adjust Circuits

The boosted voltage of  $V_{0UT}$  outputs V5 for LCD driving through the voltage adjust circuits. The output voltage of V5 is adjusted by Ra and Rb within the range of  $|V5| < |V_{0UT}|$ . The output is calculated by the following formula(1).

VLCD = VDD-V5 = (1+Rb/Ra)VREG (1)

The VREG voltage is a reference voltage generated by the built-in bleeder registance. VREG is adjustable by EVR functions (see section 3-3).

For minor adjustment of V5, it is recommended that the Ra and Rb is composed of R2 as variable resistor and R1 and R3 as fixed resistors, constant should be connected to VDD terminal, VR and V5, as shown below.



Fig. 4

< Design example for R1, R2 and R3 /Reference > •R1+R2+R3=6M $\Omega$ 

(Determind by the current between VDD-V5)

•Variable voltage range by the R2. -7V to -11V ( $V_{LCD}=V_{DD}-V5$ : 10V to 12V)

(Determind by the LCD electrical characteristics)

•VREG=3V

(In case of VDD=3V and EVR=FFh)

R1,R2 and R3 are calculated by above conditions and the fomula of (1) to below;

R1=1.5MΩ R2=0.3MΩ R3=4.2MΩ

Note) V5 voltage is generated referencing with VREG voltage beased on the supply voltage ( $V_{DD}$  and  $V_{SS}$ ) as shown in above figure. Therefore,  $V_{LCD}$  ( $V_{DD}$ -V5) is affected including the gain (Rb/Ra) by the fluctuation of  $V_{REG}$  voltage based on the supply voltage. The power supply voltage should be stabilized for V5 stable operation.

(3-3) Contrast Adjustment by the EVR function

The EVR selects the  $V_{REG}$  voltage out of the following 201 conditions by setting 8-bit data into the EVR register. With the EVR function,  $V_{REG}$  is controlled, and the LCD display contrast is adjusted. The EVR controls the voltage of  $V_{REG}$  by instruction and changes the voltage of V5.

A step with EVR is set like table shown below.

37H to 4FH available for use. If keeping 3% precision, sets EVR over 4FH.

	EVR register	Vreg[V]	VLCD
3FH	(0,0,1,1,0,1,1,1)	(100/300) x (VDD-VSS)	Low
:	:	:	:
4FH	(0,1,0,0,1,1,1,1)	(124/300) x (VDD-VSS)	:
:	:	:	:
:	:	:	:
FDн	(1,1,1,1,1,1,0,1)	(298/300) x (VDD-VSS)	:
FЕн	(1,1,1,1,1,1,1,0)	(299/300) x (VDD-VSS)	:
FFн	(1,1,1,1,1,1,1,1)	(300/300) x (VDD-VSS)	High

In use of the EVR function, the voltage adjustment circuit must turn on by the power supply instruction.

 Adjustable range of the LCD driving voltage by EVR function The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference ]

- Condition VDD=3.0V, VSS=0V

Ra=1M $\Omega$ , Rb=4M $\Omega$  (Ra:Rb=1:4)

The adjustable range and the step voltage are calculated as follows in the above condition.

```
In case of setting 4FH in the EVR register,

VLCD = ((Ra+Rb)/Ra)VREG

= (5/1) \times [(124/300) \times 3.0]

= 6.2V
```

In case of setting FFH in the EVR register,

VLCD = ((Ra+Rb)/Ra)VREG

= (5/1) x [(300/300) x 3.0] = 15.0V

	Min.4FH	Max.FFH		
Adjustable Range	6.2	15.0 [V]		
Step Voltagre	50	[mV]		

\* In case of VDD=3V

#### (3-4) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub> are generated by dividing the V<sub>5</sub> voltage with the internal bleeder resistance and is supplied to the LCD driving circuits after the impedence conversion by the voltage follower. As shown in Figure 5, five external capacitors are required to connect to each LCD driving voltage terminal for voltage stabilization. The value of capacitors (C<sub>5</sub> to C<sub>9</sub>) should be determined after the actual LCD panel display evaluation.



Using the external Power Supply



Reference set up valueVLCD=VDD-V5 = 10 to 12V

Соит	to 1uF
C1 to C4, C9	to 1uF
C5 to C8	0.1 to 0.47uF
R1	1.5MΩ
R2	0.3MΩ
R3	4.2MΩ

Fig.5

\*1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal. \*2 Following connection of VOUT is required when external power supply using.

When VSS > V5 --- VOUT=V5 When VSS  $\leq$  V5 --- VOUT=VSS

#### (4) MPU Interface

#### (4-1) Interface type selection

Two MPU interface types are available in the **NJU6678V**: by 1) 8-bit bi-directional data bus (D7 to D0), 2) serial data input (SI:D7). The interface type (the 8 bit parallel or serial interface) is determined by the condition of the P/S terminals connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, neither the status read-out nor the RAM data read-out operation is allowed.

P/S	Туре	CS	A0	RD	WR	SEL68	D7	D6	Do to D5	
Н	Parallel	CS	A0	RD	ŴŔ	SEL68	D7	D6	Do to D5	
L	Serial	CS	A0	-	-	-	SI	SCL	Hi-Z	

#### Table 5

#### Parallel Interface

The **NJU6678V** interfaces the 68- or 80-type MPU directly if the parallel interface (P/S="H") is selected. The 68-type or 80-type MPU is selected by connecting the SEL68 terminal to "H" or "L" as shown in table 6.

			Table 6			
SEL68	Туре	CS	A0	RD	WR	D0 to D7
Н	68 type MPU	CS	A0	E	R/W	D0 to D7
L	80 type MPU	CS	A0	RD	WR	D0 to D7

#### (4-2) Discrimination of Data Bus Signal

The **NJU6678V** discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and  $\overline{(RD,WR)}$  signals as shown in Table 7.

	Table 7									
Common	68 type	80 type		Function						
A 0	R/W	RD	WR	Function						
Н	Н	L	Н	Read Display Data						
Н	L	Н	L	Write Display Data						
L	Н	L	Н	Status Read						
L	L	Н	L	Write into the Register(Instruction)						

#### (4-3) Serial Interface.(P/S="L")

The serial interface of the **NJU6678V** consists of the 8-bit shift register and 3-bit counter. In case the chip is selected ( $\overline{CS}$ =L), the input to D7(SI) and D6(SCL) becomes available, and in case that the chip isn't selected, the shift register and the counter are reset to the initial condition.

The data input from the terminal(SI) is MSB first like as the order of D7, D6, •••D0 by a serial interface, it is entered into with rise edge of serial clock(SCL). The data converted into parallel data of 8-bit with the rise edge of 8th serial clock and processed.

It discriminates display data or instructions by A0 input terminal. A0 is read with rise edge of (8 X n)th of serial clock (SCL), it is recognized display data by A0=H" and instruction by A0="L". A0 input is read in the rise edge of (8 X n)th of serial clock (SCL) after chip select and distinguished.

However, in case of RES="H" to "L" or CS="L" to "H" with trasfered data does not fill 8 bit, attention is necessary because it will processed as there was command input. Always, input the data of (8 X n) style.

The SCL signal must be careful of the termination reflection by the wiring length and the external noise and confirmation by the actual machine is recommended by it.





(4-4) Access to the Display Data RAM and Internal Register.

The NJU6678V transfers data to the CPU through the bus holder with the internal data bus.

In case of reading out the display data contents in the DD RAM, the data which was read in the first data read cycle (= the dummy read ) is memorized in the bus holder. Then the data is read out to the system bus from the bus holder in the next data read cycle. Also, In case that the MPU writes into DD RAM, the data is temporarily stored in the bus holder and is then written into DD RAM by the next data write cycle.

Therefore, the limitation of the access to **NJU6678V** from MPU side is not access time (t<sub>ACC</sub>,t<sub>DS</sub>) of Display Data RAM and the cycle time becomes dominant. With this, speed-up of the data transfer with the MPU becomes possible. In case of cycle time isn't met, the MPU inserts NOP operation only and becomes an equivalent to an execution of wait operation on the sutisfy condition in MPU.

When setting an address, the data of the specified address isn't output immediately by the read operation after setting an address, and the data of the specified address is output at the the 2nd data read operation. Therefore, the dummy read is always necessary once after the address set and the write cycle. (See Fig. 7)

The exsample of Read Modify Write operation is mentioned in (2-1)Instruction –(q)The sequence of Inverse Display.



(4-6) Chip Select

 $\overline{CS}$  is the Chip Select terminal. In case of  $\overline{CS}$ ="L", the interface with MPU is available.

In case of  $\overline{CS}$ ="H" (Chip is not selected), the terminals of D<sub>0</sub> to D<sub>7</sub> are high impedance and A0, RD, WR, D<sub>7</sub>(SI) and D<sub>6</sub>(SCL) inputs are ignored. If the serial interface is selected when  $\overline{CS}$ ="H", the shift register and the counter for the serial interface are reset.

However, the reset signal is always input and executed in any conditions of CS.

ABSOLUTE MAXIMUM RATINGS (Ta=25°							
PARAMETER	SYMBOL	RATINGS	UNIT				
Supply Voltage (1)	VDD	-0.3 to +5.0	V				
Supply Voltage (2)	V5	VDD-17.0 to VDD+0.3	V				
Supply Voltage (3)	V1 to V4	V5 to VDD+0.3	V				
Input Voltage	Vin	-0.3 to VDD+0.3	V				
Operating Temperature	Topr	-30 to +80	°C				
Storago Tomporaturo	Tata	-55 to +125 (Chip)	<b>0</b> °				
Storage Temperature	T stg	-55 to +100 (TCP)	Ĵ				



Note 1) All voltage values are specified as Vss=0V.

- Note 2) The relation of V<sub>DD</sub>≥V1≥V2≥V3≥V4≥V5>VOUT;V<sub>DD</sub>>Vss≥V<sub>OUT</sub> must be maintained. In case of inputting external LCD driving voltage, the LCD drive voltage should start supplying to **NJU6678V** at the mean time of turning on V<sub>DD</sub> power supply or after turned on V<sub>DD</sub>. In use of the voltage boost circuit, the condition that the supply voltage: 17.0V≥V<sub>DD</sub>-V<sub>OUT</sub> is necessary.
- Note 3) If the LSI are used on condition beyond the absolute maximum rating, the LSI may be destroyed. Using LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the erectric characteristics conditions will cause malfunction and poor reliability.
- Note 4) Decoupling capacitor should be connected between VDD and Vss due to the stabilized operation for the voltage converter.

#### ELECTRICAL CHARACTERISTICS (1)

(VDD=2.5V to 3.3V, VSS=0V, Ta=-30 to +80°C)

PARA	АМЕТЕ	SYMBOL	CON	NDITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating	Voltage(1)	Vdd			2.5		3.3	V	5
OperatingVoltage(2)		V5					Vdd-6.0		
		V 1,V 2	VLCD= VDD-V	5	VDD-0.5VLCD		Vdd	V	6
		V 3,V 4			V 5		VDD-0.5VLCD		
Input High Level		VIHC1	DoD7,A0, C	S,RES,RD,WR,SEL68,	0.8Vdd		Vdd	V	
Voltage	Low Level	VILC1	P/S Terminals	/S Terminals			0.2Vdd	V	
Output	High Level	VOHC11	D0D7	Юн=-0.5mA	0.8Vdd		Vdd	V	
Voltage	Low Level	VOLC11	Terminals	IOL= 0.5mA	Vss		0.2Vdd	V	
Input Leakage Current		ШO	All Input terminals		- 1.0		1.0	uA	
	registeres	Ron1	Ta=25°C	VLCD=15.0V		2.0	3.0	ko	7
Driver On-	-resistance	Ron2		VLCD=8.0V		3.0	4.5	kΩ	
Stand-by (	Current	Iddq	during Power save Mode			0.05	5	uA	8
Onerating	Current	IDD12	Display VLCD=	Display VLCD=12.0V		15	40		0
Operating Current		DD21	Accessing f CYC=200kHz			600	800	uA	9
Input Terminal Capacitance		CIN	A0,CS,RES,RD,WR,SEL68, P/S,T1,T2,D0D7 Ta=25°C			10		рF	10
Oscillation	n Frequency	fosc	Ta=25°C		26	32	38	kHz	

Reset time	tR	RES Terminal	1.0		US	11
Reset "L" Level Pulse Width		RES Terminal	10		us	12

	Output Volt.		Vss-Vout, 5-time voltage booster, VDD=3V	Vdd-15.0V		Vdd-14.5V	V	
	On-resistance	R K K K	VDD=3V;COUT=1.0uF 5-time voltage booster		4000	6000	Ω	
Voltage		Vout2	Voltage Booster Circuit "OFF"	Vdd-17.0V		Vdd-6.0V	V	13
Booster	Voltage Follower		Voltage Adjustment Circuit "OFF"	Vdd-17.0V		VDD-6.0V	V	
	Operating Current		VDD=3V, VLCD=12V		160	320		
		IOUT2	COM/SEG Terminals Open No Access		35	70	uA	14
		IOUT3	Display Checkered pattern		25	50		
	Voltage Reg.	Vreg%	VDD=3V,Ta=25°C, VREG=4F to FFH			3	%	

Note 5) Although the **NJU6678V** can operate in wide range of the operating voltage, it shall not be guaranteed in a sudden voltage fluctuation during the access with MPU.

Note 6) The operating voltage when using external power supply.

- Note 7) Row is the resistance values in supplying 0.1V voltage-difference beteen power supply terminals (V1,V2,V3,V4) and each output terminals (common/ segment). This is specified within the range of Operating Voltage(2).
- Note 8,9) The value of after Driver Output On instruction execution.
- Note 8,9) Refers to the current consumption of the IC itself; external power supply is used for the LCD driving. In case of not use internal power supply circuit, meaning current of IC's. LCD driving power supply are external power supply.

Note 8) Applicable in case of not accessing to the MPU.

Note 9) The operating current when writing a vertical stripe pattern on the tcyc. Current consumption during the access is approximately proportional to the access frequency. When not accessed, it consumpts only lbD01 Note 10) Apply to A0, D0-D7, RD,WR,CS,RES,SEL68,P/S,T1,T2 terminals.

New Japan Radio Co., Ltd.

Note 11) t<sub>R</sub> (Reset Time) refers to the reset completion time of the internal circuits from the rise edge of the RES signal.

Note 12) Apply minimum pulse width of the RES signal. To reset, the "L" pulse over tRw shall be input. .

Note 13) The voltage adjustment circuit controls V5 within the range of the voltage follower operating voltage.

Note 14) Each operating current shall be defined as being measured in the following condition.

	SYMBOL T1 T2			External Voltage			
SYMBOL			Internal Oscillator	Voltage Booster	Voltage Adjustment	Voltage Follower	Supply (Input Terminal)
IOUT1	L	L/H	Validity	Validity	Validity	Validity	Unuse
IOUT2	Н	L	Validity	Invalidity	Validity	Validity	Use(VOUT)
IOUT3	Н	Н	Validity	Invalidity	Invalidity	Validity	Use(VOUT,V5)

#### MEASUREMENT BLOCK DIAGRAM



#### ■ BUS TIMING CHARACTERISTICS

#### - Read/Write operation sequence (80 Type MPU)



PAR	AMET	ΓER	SYMBO- L	MIN.	TYP.	MAX.	CONDITION	UNIT
Address Hold Time		A0,CS	tah8	10				ns
Address Set U	Address Set Up Time		tAW8	0				ns
System Cycle	WR		tCYC8 (W)	270	220			ns
Time	RD		tCYC8 (R)	350				ns
Control	WR,"L"	Terminals	tcc∟(W)	50				ns
	RD,"L"		tccL(R)	200				ns
Pulse Width	WR,"H"		tcch(W)	220	160			ns
	RD,"H"		tccн(R)	150				ns
Data Set Up T	ime		tDS8	35				ns
Data Hold Time	e	Do to D7	tDH8	15				ns
RD Access Time		Terminals	tACC8			120		ns
Output Disable Time			toh8	0		50	CL=100pF	ns
Rise Time, Fall	Time	CS, WR, RD, A0, D0 to D7 Terminals	tr,tf			15		ns

#### (VDD=2.5V to 3.3V,Ta=-30 to +80°C)

Note 15) All timing based on 20% and 80% of VDD voltage level.



#### - Read/Write operation sequence (68 Type MPU)

ΡA	RAMET	ER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Address Hold Time			tAH6	10				ns
Address Set Up Time		A0, CS, R/W	tAW6	0				ns
System Cycle Time(W)		Terminals	tCYC6(W)	270	220			ns
System Cycle	System Cycle Time(R)		tCYC6(R)	350				ns
Enable	Read"H"		<b>έ</b> σιλη Ι	200				ns
	Write"H"	E Terminal	tEWH	50				ns
	Read"L"		tEWL	220	160			ns
	Write"L"			150				ns
Data Set Up	Time	D0 to D7	tDS6	35				ns
Data Hold Tir	me		tDH6	15				ns
Access Time	Access Time		tACC6			200		ns
Output Disable Time			tOH6	0		50	CL=100pF	ns
Rise Time, Fall Time		A0, CS, R/W, E, D0 to D7 Terminals	tr,t <del>í</del>			15		ns

Note 16) All timing are based on 20% and 80% of VDD voltage level.

Note 17) tcyc6 shows the cycle of the E signal in active  $\overline{CS}$ .

#### - Write operation sequence (Serial Interface)



(VDD=2.5V to 3.3V,Ta=-30 to +80°C)

PARAME	ΓER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Serial Clock cycle	0.01	tSCYC	120				ns
SCL "H" pulse width	SCL Terminal	tSHW	40				ns
SCL "L" pulse width		tSLW	80				ns
Address Set Up Time	A0 Terminal	tSAS	0				ns
Address Hold Time	AU Terminal	tSAH	150				ns
Data Set Up Time	SI Torminal	tSDS	25				ns
Data Hold Time	SI Terminal	tSDH	10				ns
 CS-SCL Time		tCSS	10				ns
CS-SCL Time	CS Terminal	tCSH	300				ns
Rise Time, Fall Time	S <u>CL</u> , A0, CS, SI Terminals	tr,tf			15		ns

Note 18) All timing are based on 20% and 80% of VDD voltage level.

Note 19) When inputting an instruction continuously, keep 450nS as the cycle of SCL between the instructions as follows



#### LCD DRIVING WAVEFORM



#### APPLICATION CIRCUIT

#### MPU Interface (examples)

The **NJU6678V** is connectable to 80-type MPU or 68-type. In use of Serial Interface, it is possible to be controlled by the signal line with the more small being.

\*:SEL68 terminal shall be connected to  $V_{DD}$  or Vss.



#### LCD Panel Interface Example



The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

### **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NJR: NJU6678VACL-G-CT2