

18 GHz Microwave PLL Synthesizer

Data Sheet **[ADF41020](http://www.analog.com/ADF41020?doc=ADF41020.pdf)**

FEATURES

18 GHz maximum RF input frequency Integrated SiGe prescaler Software compatible with the [ADF4106](http://www.analog.com/ADF4106?doc=ADF41020.pdf)[/ADF4107](http://www.analog.com/ADF4107?doc=ADF41020.pdf)[/ADF4108](http://www.analog.com/ADF4108?doc=ADF41020.pdf) family of PLLs 2.85 V to 3.15 V PLL power supply Programmable dual-modulus prescaler 8/9, 16/17, 32/33, 64/65 Programmable charge pump currents 3-wire serial interface Digital lock detect Hardware and software power-down mode 4000 V HBM/1500 V CDM ESD performance

APPLICATIONS

Microwave point-to-point/multipoint radios Wireless infrastructure VSAT radios Test equipment Instrumentation

GENERAL DESCRIPTION

The [ADF41020](http://www.analog.com/ADF41020?doc=ADF41020.pdf) frequency synthesizer can be used to implement local oscillators as high as 18 GHz in the up conversion and down conversion sections of wireless receivers and transmitters. It consists of a low noise, digital phase frequency detector (PFD), a precision charge pump, a programmable reference divider, and high frequency programmable feedback dividers (A, B, and P). A complete phase-locked loop (PLL) can be implemented if the synthesizer is used with an external loop filter and voltage controlled oscillator (VCO). The synthesizer can be used to drive external microwave VCOs via an active loop filter. Its very high bandwidth means a frequency doubler stage can be eliminated, simplifying system architecture and reducing cost. Th[e ADF41020](http://www.analog.com/ADF41020?doc=ADF41020.pdf) is software-compatible with the existin[g ADF4106/](http://www.analog.com/ADF4106?doc=ADF41020.pdf)[ADF4107/](http://www.analog.com/ADF4107?doc=ADF41020.pdf)[ADF4108](http://www.analog.com/ADF4108?doc=ADF41020.pdf) family of devices from Analog Devices, Inc. Their pinouts match very closely with the exception of the [ADF41020's](http://www.analog.com/ADF41020?doc=ADF41020.pdf) single-ended RF input pin, meaning only a minor layout change is required when updating current designs.

Figure 1.

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADF41020.pdf&page=%201&product=ADF41020&rev=C)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2012–2014 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

10304-001

0304-001

TABLE OF CONTENTS

REVISION HISTORY

$1/14$ —Rev. A to Rev. B

10/12-Revision 0: Initial Version

SPECIFICATIONS

 $DV_{DD} = AV_{DD} = V_P = 3.0 \text{ V} \pm 5\%, \text{GND} = 0 \text{ V}, R_{SET} = 5.1 \text{ k}\Omega$, dBm referred to 50 Ω , $T_A = T_{MAX}$ to T_{MIN} , unless otherwise noted.

¹ This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency that is less than this value.

² Guaranteed by design. Sample tested to ensure compliance.

 $3 T_A = 25^{\circ}$ C; $AV_{DD} = DV_{DD} = V_P = 3.0 V; P = 16; f_{REF_{IN}} = 100 MHz; f_{PFD} = 100 MHz; RF_{IN} = 12.8 GHz.$

⁴ The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider value) and 10 log f_{PFD}. *PN_{SYNTH}* = *PN_{TOT}* − 10 log f_{PFD} − 20 log N.

⁵ The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency, fre, and at a frequency offset, f, is given by PN = PN_{1_f} + 10 log(10 kHz/f) + 20 log(f_{RF}/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in ADIsimPLL.

⁶ The phase noise is measured with a Rohde & Schwarz FSUP spectrum analyzer. The reference is provided by a Rohde & Schwarz SMA100A.

⁷ The phase noise and spurious noise is measured with th[e EV-ADF41020EB1Z](http://www.analog.com/ADF41020?doc=ADF41020.pdf) evaluation board and the Rohde & Schwarz FSUP spectrum analyzer.

TIMING CHARACTERISTICS

 $AV_{DD} = DV_{DD} = V_P = 3.0$ V, $GND = 0$ V, $R_{SET} = 5.1$ k Ω , dBm referred to 50 Ω , $T_A = T_{MAX}$ to T_{MIN} , unless otherwise noted.

Table 2.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD.
Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ Two signal planes (that is, on the top and bottom surfaces of the board), two buried planes, and four vias.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 4. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. RF Input Sensitivity

Figure 5. Charge Pump Output Characteristics

Figure 6. Closed-Loop Phase Noise, RF = 12.5 GHz, PFD = 2.5 MHz, Loop Bandwidth = 20 kHz

Figure 7. REF_{IN} Sensitivity

Figure 8. S-Parameters

10304-008

THEORY OF OPERATION **REFERENCE INPUT SECTION**

The reference input stage is shown i[n Figure 9.](#page-7-5) SW1 and SW2 are normally closed switches. SW3 is a normally open switch. When power-down is initiated, SW3 is closed and SW1 and SW2 are opened. This ensures that there is no loading of the REF_{IN} pin on power-down.

RF INPUT STAGE

The RF input stage is shown in [Figure 10.](#page-7-6) It is followed by a buffer, which generates the differential CML levels needed for the prescaler.

PRESCALER

The [ADF41020 u](http://www.analog.com/ADF41020?doc=ADF41020.pdf)ses a two prescaler approach to achieve operation up to 18 GHz. The first prescaler is a fixed divide-by-4 block. The second prescaler, which takes its input from the divide-by-4 output, is implemented as a dualmodulus prescaler $(P/P + 1)$, which allows finer frequency resolution vs. a fixed prescaler. Along with the A counter and B counter, this enables the large division ratio, N, to be realized $(N = 4(BP + A))$. The dual-modulus prescaler, operating at CML levels, takes the clock from the fixed prescaler stage and divides it down to a manageable frequency for the CMOS A counter and B counter. The second prescaler is programmable. It can be set in software to 8/9, 16/17, 32/33, or 64/65. It is based on a synchronous 4/5 core. There is a minimum divide ratio possible for contiguous output frequencies. This minimum is given by $4(P^2 - P)$.

A COUNTER AND B COUNTER

The A counter and B counter combine with the two prescalers to allow a wide ranging division ratio in the PLL feedback counter. The counters are specified to work when the prescaler output is 350 MHz or less.

Pulse Swallow Function

Because of the fixed divide-by-4 block, the generated output frequencies are spaced by four times the reference frequency divided by R. The equation for VCO frequency is

$$
f_{VCO} = \left[(P \times B) + A\right] \times \frac{4 \times f_{REF_{IN}}}{R}
$$

where:

f_{VCO} is the output frequency of the external voltage controlled oscillator (VCO).

P is the preset modulus of the dual-modulus prescaler (such as, 8/9, 16/17).

B is the preset divide ratio of the binary 13-bit counter (2 to 8191).

A is the preset divide ratio of the binary 6-bit swallow counter (0 to 63).

 $f_{REF_{IV}}$ is the external reference frequency oscillator.

Figure 11. Prescalers, A and B Counters that Make Up the N-Divide Value

R COUNTER

The 14-bit R counter allows the input reference frequency to be divided down to produce the reference clock to the phase frequency detector (PFD). Division ratios from 1 to 16,383 are allowed.

PFD AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. [Figure 13](#page-8-4) is a simplified schematic. The PFD includes a fixed delay element that controls the width of the antibacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs. The charge pump converts the PFD output to current pulses, which are integrated by the PLL loop filter.

MUXOUT AND LOCK DETECT

The output multiplexer on th[e ADF41020](http://www.analog.com/ADF41020?doc=ADF41020.pdf) allows the user to access various internal points on the chip. The state of MUXOUT is controlled by M3, M2, and M1 in the function latch[. Figure 17](#page-11-0) shows the full truth table. [Figure 12](#page-8-5) shows the MUXOUT section in block diagram form.

Lock Detect

MUXOUT can be programmed with digital lock detect.

Digital lock detect is active high. Digital lock detect is set high when the phase error on five consecutive phase detector cycles is less than 15 ns. It stays set high until a phase error of greater than 25 ns is detected on any subsequent PD cycle.

INPUT SHIFT REGISTER

The [ADF41020](http://www.analog.com/ADF41020?doc=ADF41020.pdf) digital section includes a 24-bit input shift register, a 14-bit R counter, and a 19-bit N counter, comprising a 6-bit A counter and a 13-bit B counter. Data is clocked into the 24-bit shift register on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the shift register to one of three latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2, C1) in the shift register. C2 and C1 are the two LSBs, DB1 and DB0, as shown in the timing diagram of [Figure 2.](#page-3-2) The truth table for these bits is shown i[n Table 5. Table 5](#page-8-6) shows a summary of how the latches are programmed. The SPI is both 1.8 V and 3 V compatible.

Table 5. C1, C2 Truth Table

Figure 13. PFD Simplified Schematic

REFERENCE COUNTER LATCH

N COUNTER LATCH

FUNCTION LATCH

Figure 14. Latch Summary

10304-015 10304-015

10304-014

10304-014

Figure 15. Reference Counter Latch Map

Data Sheet **ADF41020**

Figure 16. N (A, B) Counter Latch Map

10304-016 10304-016

Figure 17. Function Latch Map

THE FUNCTION LATCH

With C2 and C1 set to 1 and 0, respectively, the on-chip function latch is programmed[. Figure 17](#page-11-0) shows the input data format for programming the function latch.

Counter Reset

DB2 (F1) is the counter reset bit. When this is 1, the R counter and the N (A, B) counter is reset. For normal operation, this bit should be 0. When powering up, disable the F1 bit (set to 0). The N counter then resumes counting in close alignment with the R counter. (The maximum error is one prescaler cycle).

Power-Down

Bit DB3 (PD1) provides a software power-down mode to reduce the overall current drawn by the device. It is enabled by the CE pin. When the CE pin is low, the device is immediately disabled regardless of the state of PD1.

In the programmed software power-down, the device powers down immediately after latching 1 into the PD1 bit. PD2 is a reserved bit and should be cleared to 0.

When a power-down is activated, the following events occur:

- All active dc current paths in the main synthesizer section are removed. However, the RF divide-by-4 prescaler remains active.
- The R, N, and timeout counters are forced to their load state conditions.
- The charge pump is forced into three-state mode.
- The digital clock detect circuitry is reset.
- The RFIN input is debiased.
- The reference input buffer circuitry is disabled.
- The input register remains active and capable of loading and latching data.

MUXOUT Control

The on-chip multiplexer is controlled by M3, M2, and M1 on the [ADF41020.](http://www.analog.com/ADF41020?doc=ADF41020.pdf) [Figure 17](#page-11-0) shows the truth table.

Fast Lock Enable Bit

Bit DB9 (F4) of the function latch is the fast lock enable bit. When this bit is 1, fast lock is enabled.

Fast Lock Mode Bit

Bit DB10 (F5)of the function latch is the fast lock mode bit. When fast lock is enabled, this bit determines which fast lock mode is used. If the fast lock mode bit is 0, then Fast Lock Mode 1 is selected; and if the fast lock mode bit is 1, then Fast Lock Mode 2 is selected.

Fast Lock Mode 1

The charge pump current is switched to the contents of Current Setting 2. The device enters fast lock when 1 is written to the CP gain bit in the N (A, B) counter latch. The device exits fast lock when 0 is written to the CP gain bit in the N (A, B) counter latch.

Fast Lock Mode 2

The charge pump current is switched to the contents of Current Setting 2. The device enters fast lock when 1 is written to the CP gain bit in the N (A, B) counter latch. The device exits fast lock under the control of the timer counter. After the timeout period, which is determined by the value in TC4 to TC1, the CP gain bit in the N (A, B) counter latch is automatically reset to 0, and the device reverts to normal mode instead of fast lock. See [Figure 17](#page-11-0) for the timeout periods.

Timer Counter Control

The user has the option of programming two charge pump currents. The intent is that Current Setting 1 is used when the RF output is stable and the system is in a static state. Current Setting 2 is used when the system is dynamic and in a state of change (that is, when a new output frequency is programmed). The normal sequence of events follows.

The user initially decides what the preferred charge pump currents are going to be. For example, the choice may be 0.85 mA as Current Setting 1 and 1.7 mA as Current Setting 2.

Simultaneously, the decision must be made as to how long the secondary current stays active before reverting to the primary current. This is controlled by the timer counter control bits, DB14 to DB11 (TC4 to TC1), in the function latch. The truth table is given in [Figure 17.](#page-11-0)

To program a new output frequency, simply program the N (A, B) counter latch with new values for A and B. Simultaneously, the CP gain bit can be set to 1, which sets the charge pump with the value in CPI6 to CPI4 for a period of time determined by TC4 to TC1. When this time is up, the charge pump current reverts to the value set by CPI3 to CPI1. At the same time, the CP gain bit in the N (A, B) counter latch is reset to 0 and is ready for the next time the user wishes to change the frequency.

Note that there is an enable feature on the timer counter. It is enabled when Fast Lock Mode 2 is chosen by setting the fast lock mode bit (DB10) in the function latch to 1.

Charge Pump Currents

CPI3, CPI2, and CPI1 program Current Setting 1 for the charge pump. CPI6, CPI5, and CPI4 program Current Setting 2 for the charge pump. The truth table is given i[n Figure 17.](#page-11-0)

Prescaler Value

P2 and P1 in the function latch set the programmable P prescaler value. The P value should be chosen so that the prescaler output frequency is always less than or equal to 350 MHz.

PD Polarity

Bit DB7 (F2) sets the phase detector polarity bit. See [Figure 17.](#page-11-0)

CP Three-State

Bit DB8 (F3) controls the CP output pin. With the bit set high, the CP output is put into three-state. With the bit set low, the CP output is enabled.

Device Programming After Initial Power-Up

After initial power up of the device, there are three methods for programming the device: function latch, CE pin, and counter reset.

Function Latch Method

- 1. Apply V_{DD}.
- 2. Program the function latch load (10 in two LSBs of the control word), making sure that the F1 bit is programmed to a 0.
- 3. Do an R load (00 in two LSBs).
- 4. Do an N (A, B) load (01 in two LSBs).

CE Pin Method

- 1. Apply V_{DD} .
- 2. Bring CE low to put the device into power-down. This is an asychronous power-down in that it happens immediately.
- 3. Program the function latch (10).
- 4. Program the R counter latch (00).
- 5. Program the N (A, B) counter latch (01).

6. Bring CE high to take the device out of power-down. The R and N (A, B) counters now resume counting in close alignment.

Note that after CE goes high, a 1 µs duration may be required for the prescaler band gap voltage and oscillator input buffer bias to reach steady state.

CE can be used to power the device up and down to check for channel activity. The input register does not need to be reprogrammed each time the device is disabled and enabled as long as it is programmed at least once after V_{DD} is initially applied.

Counter Reset Method

- 1. Apply V_{DD} .
- 2. Do a function latch load (10 in two LSBs). As part of this, load 1 to the F1 bit. This enables the counter reset.
- 3. Do an R counter load (00 in two LSBs).
- 4. Do an N (A, B) counter load (01 in two LSBs).
- 5. Do a function latch load (10 in two LSBs). As part of this, load 0 to the F1 bit. This disables the counter reset.

This sequence provides direct control over the internal counter reset.

10304-019

APPLICATIONS INFORMATION **INTERFACING**

The [ADF41020 h](http://www.analog.com/ADF41020?doc=ADF41020.pdf)as a simple 1.8 V and 3 V SPI-compatible serial interface for writing to the device. CLK, DATA, and LE control the data transfer. When LE goes high, the 24 bits clocked into the input register on each rising edge of CLK are transferred to the appropriate latch. Se[e Figure 2 f](#page-3-2)or the timing diagram an[d Table 5 f](#page-8-6)or the latch truth table.

The maximum allowable serial clock rate is 20 MHz.

[ADuC7020 I](http://www.analog.com/ADuC7020?doc=ADF41020.pdf)nterface

[Figure 18 s](#page-14-3)hows the interface between th[e ADF41020 a](http://www.analog.com/ADF41020?doc=ADF41020.pdf)nd the [ADuC7019](http://www.analog.com/ADuC7019?doc=ADF41020.pdf) to [ADuC7023 f](http://www.analog.com/ADuC7023?doc=ADF41020.pdf)amily of analog microcontrollers. The [ADuC70xx](http://www.analog.com/ADuC70?doc=ADF41020.pdf) family is based on an AMR7 core, although the same interface can be used with any 8051-based microcontroller. The microcontroller is set up for SPI master mode with CPHA = 0. To initiate the operation, the I/O port driving LE is brought low. Each latch of th[e ADF41020 n](http://www.analog.com/ADF41020?doc=ADF41020.pdf)eeds a 24-bit word. This is accomplished by writing three 8-bit bytes from the microcontroller to the device. When the third byte is written, bring the LE input high to complete the transfer.

On first applying power to th[e ADF41020,](http://www.analog.com/ADF41020?doc=ADF41020.pdf) it needs three writes (one each to the function latch, R counter latch, and N counter latch) for the output to become active.

I/O port lines on the microcontroller are also used to control power-down (CE input) and to detect lock (MUXOUT configured as lock detect and polled by the port input).

When operating in the mode described, the maximum SPI transfer rate of the [ADuC7023](http://www.analog.com/ADuC7023?doc=ADF41020.pdf) is 20 Mbps. This means that the maximum rate at which the output frequency can be changed is 833 kHz. If using a faster SPI clock, ensure adherence to the SPI timing requirements listed i[n Table 1.](#page-2-1)

Figure 18[. ADuC70xx-](http://www.analog.com/ADuC70?doc=ADF41020.pdf)to[-ADF41020 I](http://www.analog.com/ADF41020?doc=ADF41020.pdf)nterface

Blackfin BF527 Interface

[Figure 19 s](#page-14-4)hows the interface between th[e ADF41020 a](http://www.analog.com/ADF41020?doc=ADF41020.pdf)nd the Blackfin® [ADSP-BF527 d](http://www.analog.com/ADSP-BF527?doc=ADF41020.pdf)igital signal processor (DSP). The [ADF41020 n](http://www.analog.com/ADF41020?doc=ADF41020.pdf)eeds a 24-bit serial word for each latch write. The easiest way to accomplish this using the Blackfin family is to use the autobuffered transmit mode of operation with alternate framing. This provides a means for transmitting an entire block of serial data before an interrupt is generated. Set up the word length for 8 bits and use three memory locations for each 24-bit word. To program each 24-bit latch, store the three 8-bit bytes, enable the autobuffered mode, and write to the transmit register of the DSP. This last operation initiates the autobuffer transfer. As in the microcontroller case, ensure the clock speeds are within the maximum limits outlined in [Table 1.](#page-2-1)

PCB DESIGN GUIDELINES

The lands on the LFCSP (CP-20) are rectangular. The printed circuit board (PCB) pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. Center the land on the pad to ensure that the solder joint size is maximized. The bottom of the LFCSP has a central thermal pad.

The thermal pad on the PCB should be at least as large as the exposed pad. To avoid shorting, on the PCB, provide a clearance of at least 0.25 mm between the thermal pad and the inner edges of the pad pattern.

Thermal vias may be used on the PCB thermal pad to improve thermal performance of the package. If vias are used, they should be incorporated in the thermal pad at 1.2 mm pitch grid. The via diameter should be between 0.3 mm and 0.33 mm, and plate the via barrel with 1 oz copper to plug the via.

Connect the PCB thermal pad to GND.

OUTLINE DIMENSIONS

Figure 20. 20-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 4 mm × 4 mm Body, Very Very Thin Quad (CP-20-6) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

www.analog.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/Analog-Devices): [EV-ADF41020EB1Z](https://www.mouser.com/access/?pn=EV-ADF41020EB1Z) [ADF41020BCPZ-RL7](https://www.mouser.com/access/?pn=ADF41020BCPZ-RL7) [ADF41020BCPZ](https://www.mouser.com/access/?pn=ADF41020BCPZ)