

www.ti.com

TPS79301-EP, TPS79318-EP, TPS79325-EP, TPS79328-EP TPS793285-EP, TPS79330-EP, TPS79333-EP, TPS793475-EP

SGLS163B-APRIL 2003-REVISED NOVEMBER 2006


ULTRALOW-NOISE, HIGH-PSRR, FAST RF 200-mA LOW-DROPOUT LINEAR REGULATORS

FEATURES

- **Controlled Baseline**
 - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1) •
- 200-mA Low-Dropout Regulator With EN
- Available in 1.8 V, 2.5 V, 2.8 V, 2.85 V, 3 V, • 3.3 V, 4.75 V, and Adjustable
- High PSRR (70 dB at 10 kHz) •
- Ultralow Noise (32 µV) •
- Fast Start-Up Time (50 µs) •
- Stable With a 2.2-µF Ceramic Capacitor •
- **Excellent Load/Line Transient**
- Very Low Dropout Voltage • (112 mV at Full Load, TPS79330)
- 5-Pin SOT23 (DBV) Package

APPLICATIONS

- VCOs
- RF
- Bluetooth[™], Wireless LAN
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over specified temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.



DESCRIPTION


The TPS793xx family of low-dropout (LDO) low-power linear voltage regulators features high power-supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in a small-outline SOT23 package. Each device in the family is stable, with a small 2.2-µF ceramic capacitor on the output. The TPS793xx family uses an advanced, proprietary, BiCMOS fabrication process to yield extremely low dropout voltages (e.g., 112 mV at 200 mA, TPS79330). Each device achieves fast start-up times (approximately 50 μ s with a 0.001- μ F bypass capacitor), while consuming very low quiescent current (170 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 µA. The TPS79328 exhibits approximately 32 μV_{RMS} of output voltage noise with a 0.1- μF capacitor. Applications with bypass analog components that are noise sensitive, such as portable RF electronics, benefit from the high PSRR and low-noise features, as well as the fast response time.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Bluetooth is a trademark of Bluetooth SIG, Inc.



SGLS163B-APRIL 2003-REVISED NOVEMBER 2006



AVAILABLE OPTIONS

Tj	VOLTAGE	PACKAGE	PART NUMBER	SYMBOL
	1.2 to 5.5 V		TPS79301DBVREP ⁽¹⁾	PGVE
	1.8 V		TPS79318DBVREP ⁽¹⁾	PHHE
-	2.5 V		TPS79325DBVREP ⁽¹⁾	PGWE
4000 1- 40500	2.8 V	-	TPS79328DBVREP ⁽¹⁾⁽²⁾	PGXE
–40°C to 125°C	2.85 V	SOT23 (DBV)	TPS793285DBVREP ⁽¹⁾⁽²⁾	PHIE
	3 V		TPS79330DBVREP ⁽¹⁾⁽²⁾	PGYE
	3.3 V		TPS793333DBVREP ⁽¹⁾	PHUE
	4.75 V		TPS793475DBVREP ⁽¹⁾	PHJE
–55°C to 125°C	1.2 to 5.5 V	1	TPS79301MDBVREP ⁽¹⁾	PMBM

(1) The DBVR indicates tape and reel of 3000 parts.

(2) Product preview

SGLS163B-APRIL 2003-REVISED NOVEMBER 2006

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	Input voltage range ⁽²⁾		-0.3	6	V
	Voltage range at EN		-0.3	V _I + 0.3	V
	Voltage on OUT		-0.3	6	V
	Peak output current		Ir	nternally	limited
	ESD rating Human-Body Mod	lel (HBM)		2	kV
	Changed-Device	Model (CDM)		500	V
	Continuous total power dissipation		5		sipation g Table
T_{J}	Operating virtual junction temperature range		-55	125	°C
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal

Dissipation Ratings

BOARD	PACKAGE	$R_{ extsf{ heta}JC}$	$R_{ heta JA}$	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Low K ⁽¹⁾	DBV	63.75°C/W	256°C/W	3.906 mW/°C	391 mW	215 mW	156 mW
High K ⁽²⁾	DBV	63.75°C/W	178.3°C/W	5.609 mW/°C	561 mW	308 mW	224 mW

(1) The JEDEC low K (1s) board design used to derive this data was a 3-in × 3-in, two layer board with 2-oz copper traces on top of the board.

(2) The JEDEC high K (2s2p) board design used to derive this data was a 3-in × 3-in, multilayer board with 1-oz internal power and ground planes and 2-oz copper traces on top and bottom of the board.



SGLS163B-APRIL 2003-REVISED NOVEMBER 2006

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, EN = V_I , $T_J = -55$ to 125°C and $T_J = -40$ to 125°C, $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $C_o = 10 \ \mu$ F, $C_{(byp)} = 0.01 \ \mu$ F (unless otherwise noted)

PARA	METER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT				
V _I Input voltage ⁽¹⁾)			2.7		5.5	V				
Io Continuous ou	tput current ⁽²⁾			0		200	mA				
T _J Operating junc	tion temperature			-55		125	°C				
	TPS79301	0 μ A < I _O < 200 mA, 1.22 V \leq V _O \leq 5.2 V $^{(3)}$	$T_{\rm J} = -40$ to 125° C,	0.98 Vo		1.02 Vo					
	123/9301	0 μ A < I _O < 200 mA, 1.22 V \leq V _O \leq 5.2 V ⁽³⁾	0 μ A < I _O < 200 mA, T _J = -55 to 125°C, (3)			1.025 Vo					
	TD670249	$T_J = 25^{\circ}C$		1.8							
	TPS79318	0 μA < I _O < 200 mA,	2.8 V < V _I < 5.5 V	1.764		1.836					
	TDOZOGOE	$T_J = 25^{\circ}C$			2.5						
	TPS79325	0 μA < I _O < 200 mA,	3.5 V < V _I < 5.5 V	2.45		2.55					
	TPS79328	$T_J = 25^{\circ}C$			2.8						
Output voltage	19579326	0 μA < I _O < 200 mA,	3.8 V < V _I < 5.5 V	2.744		2.856	V				
	TPS793285	$T_J = 25^{\circ}C$			2.85						
	1F3793205	0 μA < I _O < 200 mA,	$3.85 \text{ V} < \text{V}_{\text{I}} < 5.5 \text{ V}$	2.793		2.907					
	TD670220	$T_J = 25^{\circ}C$			3						
	TPS79330	$0 \ \mu A < I_O < 200 \ mA,$	4 V < V _I < 5.5 V	2.94		3.06					
	TD670222	$T_J = 25^{\circ}C$			3.3						
	TPS79333	$0 \ \mu A < I_O < 200 \ mA,$	4.3 V < V _I < 5.5 V	3.234		3.366					
	TPS793475	$T_J = 25^{\circ}C$			4.75						
	1F3793475	0 μA < I _O < 200 mA,	5.25 V < V _I < 5.5 V	4.655		4.845					
Outeseent surrent (CN	D ourroat)	0 μA < I _O < 200 mA,		170		۸					
Quiescent current (GN	ND current)	0 μA < I _O < 200 mA			220	μA					
Load regulation		0 μA < I _O < 200 mA,	$T_J = 25^{\circ}C$		5		mV				
Output voltage line re	α (A)((Λ) ((Λ))(4)	$V_{O} + 1 V < V_{I} \le 5.5 V$,	$T_J = 25^{\circ}C$		0.05		%/V				
Output voltage line re		V_{O} + 1 V < $V_{I} \le 5.5$ V				0.12	70/ V				
			$C_{(byp)} = 0.001 \ \mu F$		55						
Output noise voltage	(TDC70220)	BW = 200 Hz to 100 kHz,	$C_{(byp)} = 0.0047 \ \mu F$		36						
Output hoise voltage	(1F379320)	$I_0 = 200 \text{ mA}, \text{ T}_J = 25^{\circ}\text{C}$	$C_{(byp)} = 0.01 \ \mu F$		33		μV _{RMS}				
			$C_{(byp)} = 0.1 \ \mu F$		32						
			$C_{(byp)} = 0.001 \ \mu F$		50						
Time, start-up (TPS79	9328)	$ \begin{array}{l} R_{L} = 14 \ \Omega, \\ C_{o} = 1 \ \muF, \ T_{J} = 25^{\circ}C \end{array} $	C _(byp) = 0.0047 μF		70		μs				
		$0_0 = 1 \mu r$, $r_j = 20 0$	C _(byp) = 0.01 μF		100						
Output current limit		$V_{O} = 0 V^{(3)}$	· ···	285		600	mA				
Standby current		EN = 0 V,	2.7 V < V _I < 5.5 V		0.07	1	μΑ				
High-level enable inpu	ut voltage	2.7 V < V _I < 5.5 V		2			V				
Low-level enable inpu	it voltage	2.7 V < V _I < 5.5 V				0.7	V				
Input current (EN)		EN = 0		-1		1	μA				

(1) To calculate the minimum input voltage for your maximum output current, use the following formula:

 $V_{I}(min) = V_{O}(max) + V_{DO} (max load)$

(2) Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

(3) The minimum IN operating voltage is 2.7 V or V_{O(typ)} + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 200 mA.

(4) If
$$V_0 \le 2.5 \text{ V}$$
, then $V_{\text{Imin}} = 2.7 \text{ V}$, $V_{\text{Imax}} = 5.5 \text{ V}$:
Line Reg. (mV) = $(\%/\text{V}) \times \frac{V_0(V_{\text{Imax}} - 2.7 \text{ V})}{100} \times 1000$
If $V_0 \ge 2.5 \text{ V}$, then $V_{\text{Imin}} = V_0 + 1 \text{ V}$, $V_{\text{Imax}} = 5.5 \text{ V}$.

SGLS163B-APRIL 2003-REVISED NOVEMBER 2006

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating free-air temperature range, EN = V₁, T_J = -55 to 125°C and T_J = -40 to 125°C, V_I = V_{O(typ)} + 1 V, I_O = 1 mA, C_o = 10 μ F, C_(byp) = 0.01 μ F (unless otherwise noted)


PARAM	IETER	TEST CO	NDITIONS	MIN T	YP MAX	UNIT
Input current (FB) (TPS	79301)	FB = 1.8 V			1	μA
		f = 100 Hz, T _J = 25°C,	I _O = 10 mA		70	
Power-supply ripple	TPS79328	$f = 100 \text{ Hz}, \text{ T}_{\text{J}} = 25^{\circ}\text{C},$	I _O = 200 mA		68	dB
rejection	123/9320	$f = 10 \text{ Hz}, \text{ T}_{\text{J}} = 25^{\circ}\text{C},$	I _O = 200 mA		70	αв
		$f = 100 \text{ Hz}, \text{ T}_{\text{J}} = 25^{\circ}\text{C},$	I _O = 200 mA		43	
	TD070220	I _O = 200 mA,	$T_J = 25^{\circ}C$	1	20	
	TPS79328	I _O = 200 mA			200	
	TD0700005	l _O = 200 mA,	T _J = 25°C	1	20	
	TPS793285	I _O = 200 mA			200	
Dropout voltage ⁽⁵⁾	TD070220	l _O = 200 mA,	$T_J = 25^{\circ}C$	1	12	m)/
Dropout voltage	TPS79330	I _O = 200 mA			200	mV
	TPS79333	l _O = 200 mA,	$T_J = 25^{\circ}C$	1	02	
	122/9333	I _O = 200 mA			180	
	TD0702475	l _O = 200 mA,	$T_J = 25^{\circ}C$		77	
	TPS793475	I _O = 200 mA			125	
UVLO threshold	· · ·	V _{CC} rising		2.25	2.65	V
UVLO hysteresis		$T_J = 25^{\circ}C$	V _{CC} rising	1	00	mV

(5) IN voltage equals $V_{O(typ)}$ - 100 mV; The TPS79325 dropout voltage is limited by the input voltage range limitations.



SGLS163B-APRIL 2003-REVISED NOVEMBER 2006

DEVICE INFORMATION




TERMINAL FUNCTIONS

-	TERMINA	L	I/O	DESCRIPTION
NAME	ADJ	FIXED	1/0	DESCRIPTION
BYPASS	4	4		An external bypass capacitor, connected to this terminal, in conjunction with an internal resistor, creates a low-pass filter to further reduce regulator noise.
EN	3	3	I	Enable input that enables or shuts down the device. When EN goes to a logic high, the device is enabled. When the device goes to a logic low, the device is in shutdown mode.
FB	5	N/A	I	Feedback input voltage for the adjustable device
GND	2	2		Regulator ground
IN	1	1	I	Input to the device
OUT	6	5	0	Regulated output of the device



SGLS163B-APRIL 2003-REVISED NOVEMBER 2006

TYPICAL CHARACTERISTICS



– Output Voltage – mV

- °^

V_I – Input Voltage – mV

4.8

3.8

20

0

-20

0

I_O = 200 mA

 $C_0 = 2.2 \ \mu F$


 $C_{(byp)} = 0.01 \ \mu F$





TYPICAL CHARACTERISTICS (continued)

TPS79328



TPS79328

OUTPUT VOLTAGE, ENABLE VOLTAGE

VS

TIME (START-UP)

 $C_{(byp)} = 0.001 \ \mu F$

60

 $V_1 = 3.8 V$

 $V_O = 2.8 V$

I_O = 200 mA

 $C_0 = 2.2 \ \mu F$

 $C_{(byp)} = 0.0047 \ \mu F$

 $C_{(byp)} = 0.01 \ \mu F$

80 100 120 140 160 180 200

 $T_1 = 25^{\circ}C$




Figure 11.

TPS79328

LINE TRANSIENT RESPONSE





Figure 12.








Figure 15.







TPS79301 DROPOUT VOLTAGE vs




Figure 18.

Figure 16.



Figure 17.

10 20 30 40 50 60 70 80 90 100

t – Time – μ s

 $=\frac{0.4 \text{ V}}{\mu \text{s}}$ dv dt

Enable Voltage – V

V_O – Output Voltage – V

4

2

0

3

2


0

0

20 40

SGLS163B-APRIL 2003-REVISED NOVEMBER 2006

TYPICAL CHARACTERISTICS (continued)



TEXAS INSTRUMENTS www.ti.com

SGLS163B-APRIL 2003-REVISED NOVEMBER 2006

APPLICATION INFORMATION

The TPS793xx family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (170 μ A typically), and enable-input to reduce supply currents to less than 1 μ A when the regulator is turned off.

A typical application circuit is shown in Figure 22.




Figure 22. Typical Application Circuit

External Capacitor Requirements

A 0.1- μ F or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS793xx, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all LDOs, the TPS793xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is $2.2-\mu$ F. Any $2.2-\mu$ F or larger ceramic capacitor is suitable, provided the capacitance does not vary significantly over temperature.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS793xx has a BYPASS pin that is connected to the voltage reference through a 250-k Ω internal resistor. The 250-k Ω internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus, creating an output error. Therefore, the bypass capacitor must have minimal leakage current.

For example, the TPS79328 exhibits only 32 μV_{RMS} of output voltage noise using a 0.1- μ F ceramic bypass capacitor and a 2.2- μ F ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the BYPASS pin that is created by the internal 250-k Ω resistor and external capacitor.

Board Layout Recommendation to Improve PSRR and Noise Performance

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

TEXAS INSTRUMENTS www.ti.com

SGLS163B-APRIL 2003-REVISED NOVEMBER 2006

APPLICATION INFORMATION (continued)

Power Dissipation and Junction Temperature

Specified regulator operation is ensured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum power dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$
(1)

Where:

T_Jmax = Maximum allowable junction temperature

 $R\theta_{JA}$ = Thermal resistance, junction to ambient, for the package, see the dissipation rating table

 T_A = Ambient temperature

1

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

Programming the TPS79301 Adjustable LDO Regulator

The output voltage of the TPS79301 adjustable regulator is programmed using an external resistor divider as shown in Figure 23. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$
(3)

Where:

V_{ref} = 1.2246 V typical (the internal reference voltage)

(2)

SGLS163B-APRIL 2003-REVISED NOVEMBER 2006



APPLICATION INFORMATION (continued)

Programming the TPS79301 Adjustable LDO Regulator (continued)

Resistors R1 and R2 should be chosen for approximately 50- μ A divider current. Lower-value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and, thus, erroneously decreases/increases V₀. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 50 μ A, C1 = 15 pF for stability, and then calculate R1 using:

$$R1 = \left(\frac{V_0}{V_{ref}} - 1\right) \times R2$$


(4)

(5)

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. For voltages <1.8 V, the value of this capacitor should be 100 pF. For voltages >1.8 V, the approximate value of this capacitor can be calculated as:

$$C1 = \frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)}$$

The suggested value of this capacitor for several resistor ratios is shown in the table below. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage <1.8 V is chosen, then the minimum recommended output capacitor is 4.7 μ F instead of 2.2 μ F.



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	C1
2.5 V	31.6 kΩ	30.1 kΩ	22 pF
3.3 V	51 kΩ	30.1 kΩ	15 pF
3.6 V	59 kΩ	30.1 kΩ	15 pF

Figure 23. TPS79301 Adjustable LDO Regulator Programming

Regulator Protection

The TPS793xx features internal current limiting and thermal protection. During normal operation, the TPS793xx limits output current to approximately 400 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.



17-Dec-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79301DBVREP	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PGVE	Samples
TPS79301MDBVREP	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	РМВМ	Samples
TPS79318DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHHE	Samples
TPS79333DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHUE	Samples
TPS793475DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHJE	Samples
V62/03634-01YE	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PGVE	Samples
V62/03634-02XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHHE	Samples
V62/03634-07XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHUE	Samples
V62/03634-08XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHJE	Samples
V62/03634-09XE	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	РМВМ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



www.ti.com

17-Dec-2015

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS79333-EP :

• Catalog: TPS79333

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79301DBVREP	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79318DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79333DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS793475DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

1-May-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79301DBVREP	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS79318DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS79333DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS793475DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated