

# CRYSTAL OSCILLATOR (XO) (10 MHz to 1.4 GHz)

#### **Features**

- Available with any-rate output frequencies from 10 MHz to 945 MHz and select frequencies to 1.4 GHz
- 3rd generation DSPLL<sup>®</sup> with superior 
   jitter performance
- 3x better frequency stability than SAW-based oscillators
- Internal fixed crystal frequency ensures high reliability and low aging
- Available CMOS, LVPECL, LVDS, and CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm
- package and pinout
- Pb-free/RoHS-compliant

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation


#### Applications

- SONET/SDH
- Networking
- SD/HD video


### Description

The Si530/531 XO utilizes Silicon Laboratories' advanced DSPLL<sup>®</sup> circuitry to provide a low jitter clock at high frequencies. The Si530/531 is available with any-rate output frequency from 10 to 945 MHz and select frequencies to 1400 MHz. Unlike a traditional XO, where a different crystal is required for each output frequency, the Si530/531 uses one fixed crystal to provide a wide range of output frequencies. This IC based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low jitter clocks in noisy environments typically found in communication systems. The Si530/531 IC based XO is factory configurable for a wide variety of user specifications including frequency, supply voltage, output format, and temperature stability. Specific configurations are factory programmed at time of shipment, thereby eliminating long lead times associated with custom oscillators.

#### Functional Block Diagram







# **1. Electrical Specifications**

### Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage <sup>1</sup>	V <sub>DD</sub>	3.3 V option	2.97	3.3	3.63	V
		2.5 V option	2.25	2.5	2.75	V
		1.8 V option	1.71	1.8	1.89	V
Supply Current	I <sub>DD</sub>	Output enabled LVPECL CML LVDS CMOS	 	111 99 90 81	121 108 98 88	mA
		Tristate mode	—	60	75	mA
Output Enable (OE) <sup>2</sup>		V <sub>IH</sub>	$0.75  ext{ x V}_{ ext{DD}}$		—	V
		V <sub>IL</sub>	—		0.5	V
Operating Temperature Range	T <sub>A</sub>		-40		85	°C
Notos:						

Notes:

1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.

**2.** OE pin includes a 17 k $\Omega$  pullup resistor to V<sub>DD</sub>.

### Table 2. CLK± Output Frequency Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Nominal Frequency <sup>1,2</sup>	f <sub>O</sub>	LVPECL/LVDS/CML	10		945	MHz
		CMOS	10	_	160	MHz
Initial Accuracy	fi	Measured at +25 °C at time of shipping	_	±1.5	_	ppm
Temperature Stability <sup>1,3</sup>			7 20 50		+7 +20 +50	ppm
Aging		Frequency drift over first year	_		±3	ppm
f <sub>a</sub>		Frequency drift over 20 year life	_		±10	ppm

Notes:

**1.** See Section 3. "Ordering Information" on page 7 for further details.

2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.

- 3. Selectable parameter specified by part number.
- 4. Time from powerup or tristate mode to  $\ensuremath{f_{\text{O}}}$  .



Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit	
Total Stability		Temp stability = ±7 ppm	_	_	±20	ppm	
		Temp stability = ±20 ppm	_	_	±31.5	ppm	
		Temp stability = ±50 ppm	—	—	±61.5	ppm	
Powerup Time <sup>4</sup>	t <sub>osc</sub>		—	—	10	ms	
Notes:							

1. See Section 3. "Ordering Information" on page 7 for further details.

2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.

**3.** Selectable parameter specified by part number.

4. Time from powerup or tristate mode to f<sub>O</sub>.

### Table 3. CLK± Output Levels and Symmetry

Parameter	Symbol	Test	Condition	Min	Тур	Max	Unit
LVPECL Output Option <sup>1</sup>	V <sub>O</sub>	m	id-level	V <sub>DD</sub> – 1.42	_	V <sub>DD</sub> – 1.25	V
	V <sub>OD</sub>	sw	ing (diff)	1.1	_	1.9	$V_{PP}$
	V <sub>SE</sub>	swing (s	single-ended)	0.55	_	0.95	$V_{PP}$
LVDS Output Option <sup>2</sup>	Vo	m	mid-level		1.20	1.275	V
	V <sub>OD</sub>	sw	ing (diff)	0.5	0.7	0.9	$V_{PP}$
CML Output Option <sup>2</sup>	V	2.5/3.3 V option mid-level		_	V <sub>DD</sub> – 1.30	—	V
	Vo	1.8 V option mid-level		_	V <sub>DD</sub> – 0.36	—	V
	V	2.5/3.3 V option swing (diff)		1.10	1.50	1.90	$V_{PP}$
	V <sub>OD</sub>	1.8 V option swing (diff)		0.35	0.425	0.50	$V_{PP}$
CMOS Output Option <sup>3</sup>	V <sub>OH</sub>	I <sub>ОН</sub>	= 32 mA	0.8 x V <sub>DD</sub>	_	V <sub>DD</sub>	V
	V <sub>OL</sub>	I <sub>OL</sub>	= 32 mA	_	_	0.4	V
Rise/Fall time (20/80%)	t <sub>R,</sub> t <sub>F</sub>	LVPEC	L/LVDS/CML	_		350	ps
		CMOS with C <sub>L</sub> = 15 pF		_	1		ns
Symmetry (duty cycle)	SYM	LVPECL: (diff) LVDS: CMOS:	V <sub>DD</sub> – 1.3 V 1.25 V (diff) V <sub>DD</sub> /2	45		55	%

Notes:

**1.** 50 Ω to  $V_{DD}$  – 2.0 V. **2.**  $R_{term}$  = 100 Ω (differential).

**3.**  $C_L = 15 \, pF$ 



### Table 4. CLK± Output Phase Jitter

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Phase Jitter (RMS) <sup>1</sup>	фJ	12 kHz to 20 MHz (OC-48)	_	0.25	0.40	ps
for F <sub>OUT</sub> ≥ 500 MHz		50 kHz to 80 MHz (OC-192)	_	0.26	0.37	ps
Phase Jitter (RMS) <sup>1</sup>	φJ	12 kHz to 20 MHz (OC-48)	_	0.36	0.50	ps
for $F_{OUT}$ of 125 to 500 MHz		50 kHz to 80 MHz (OC-192) <sup>2</sup>	_	0.34	0.42	ps
Phase Jitter (RMS)	φJ	12 kHz to 20 MHz (OC-48) <sup>2</sup>	_	0.62	—	ps
for F <sub>OUT</sub> of 10 to 160 MHz CMOS Output Only		50 kHz to 20 MHz <sup>2</sup>	_	0.61	—	ps
Nataa	•					•

Notes:

1. Refer to AN256 for further information.

2. Max offset frequencies: 80 MHz for FOUT ≥ 250 MHz, 20 MHz for 50 MHz ≤ FOUT <250 MHz,

2 MHz for 10 MHz <u><</u> FOUT <50 MHz.

### Table 5. CLK± Output Period Jitter

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Period Jitter*	J <sub>PER</sub>	RMS	_	2	_	ps
		Peak-to-Peak		14		ps
*Note: Any output mode, including C	CMOS, LVPI	ECL, LVDS, CML. N = 1000 cycles.	Refer to AN	279 for furt	her informa	ition.

### Table 6. CLK± Output Phase Noise (Typical)

Offset Frequency (f)	120.00 MHz LVDS	156.25 MHz LVPECL	622.08 MHz LVPECL	Unit
100 Hz	-112	-105	-97	
1 kHz	-122	-122	-107	
10 kHz	-132	-128	-116	
100 kHz	-137	-135	-121	dBc/Hz
1 MHz	-144	-144	-134	
10 MHz	-150	-147	-146	
100 MHz	n/a	n/a	-148	



#### **Table 7. Environmental Compliance**

The Si530/531 meets the following qualification test requirements.

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross & Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Moisture Sensitivity Level	J-STD-020, MSL1
Contact Pads	Gold over Nickel

#### **Table 8. Thermal Characteristics**

(Typical values TA = 25 °C,  $V_{DD}$  = 3.3 V)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still Air	—	84.6	_	°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$	Still Air	—	38.8	_	°C/W
Ambient Temperature	Τ <sub>Α</sub>		-40	_	85	°C
Junction Temperature	Т <sub>Ј</sub>		_		125	°C

## Table 9. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Unit
Maximum Operating Temperature	T <sub>AMAX</sub>	85	°C
Supply Voltage, 1.8 V Option	V <sub>DD</sub>	-0.5 to +1.9	V
Supply Voltage, 2.5/3.3 V Option	V <sub>DD</sub>	-0.5 to +3.8	V
Input Voltage (any input pin)	VI	–0.5 to V <sub>DD</sub> + 0.3	V
Storage Temperature	Τ <sub>S</sub>	-55 to +125	°C
ESD Sensitivity (HBM, per JESD22-A114)	ESD	2500	V
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>	260	°C
Soldering Temperature Time @ T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup>	t <sub>P</sub>	20–40	seconds


Notes:

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download at www.silabs.com/VCXO for further information, including soldering profiles.



# 2. Pin Descriptions



### Table 10. Pinout for Si530 Series

Pin	Symbol	LVDS/LVPECL/CML Function	CMOS Function				
1	OE (CMOS only)*	No connection	Output enable 0 = clock output disabled (outputs tristated) 1 = clock output enabled				
2	OE (LVPECL,LVDS, CML)*	Output enable 0 = clock output disabled (outputs tristated) 1 = clock output enabled	No connection				
3	GND	Electrical and Case Ground	Electrical and Case Ground				
4	CLK+	Oscillator Output	Oscillator Output				
5	CLK–	Complementary Output	No connection				
6	V <sub>DD</sub>	Power Supply Voltage	Power Supply Voltage				
*Note	<b>Note:</b> OE includes a 17 k $\Omega$ pullup resistor to V <sub>DD</sub> .						


### Table 11. Pinout for Si531 Series

Pin	Symbol	LVDS/LVPECL/CML Function		
1	OE (LVPECL, LVDS, CML)*	Output enable 0 = clock output disabled (outputs tristated)		
		1 = clock output enabled		
2	No connection	No connection		
3	GND	Electrical and Case Ground		
4	CLK+	Oscillator Output		
5	CLK-	Complementary output		
6	V <sub>DD</sub>	Power Supply Voltage		
<b>*Note:</b> OE includes a 17 k $\Omega$ pullup resistor to V <sub>DD</sub> .				



# 3. Ordering Information

The Si530/531 XO supports a variety of options including frequency, temperature stability, output format, and V<sub>DD</sub>. Specific device configurations are programmed into the Si530/531 at time of shipment. Configurations can be specified using the Part Number Configuration chart below. Silicon Laboratories provides a web browser-based part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si530 and Si531 XO series are supplied in an industry-standard, RoHS compliant, 6-pad, 5 x 7 mm package. The Si531 Series supports an alternate OE pinout (pin #1) for the LVPECL, LVDS, and CML output formats. See Tables 10 and 11 for the pinout differences between the Si530 and Si531 series.




Example P/N: 530AB622M080DGR is a 5 x 7 XO in a 6 pad package. The frequency is 622.080 MHz, with a 3.3 V supply, LVPECL output and Output Enable active high polarity Temperature stability is specified as  $\pm 20 \text{ ppm}$ . The part is specified for -40 to +85 °C ambient temperature range operation and is shipped in tape and reel format


Figure 1. Part Number Convention



# 4. Outline Diagram and Suggested Pad Layout

Figure 2 illustrates the package details for the Si530/531. Table 12 lists the values for the dimensions shown in the illustration.





Dimension	Min	Nom	Max	
A	1.50	1.65	1.80	
b	1.30	1.40	1.50	
С	0.50	0.60	0.70	
D	5.00 BSC			
D1	4.30	4.40	4.50	
е	2.54 BSC			
E	7.00 BSC			
E1	6.10	6.20	6.30	
Н	0.55	0.65	0.75	
L	1.17	1.27	1.37	
L1	0.05	0.10	0.15	
р	1.80	—	2.60	
R	0.70 REF			
aaa	0.15			
bbb	0.15			
CCC	0.10			
ddd	0.10			
eee	0.05			
Notes:				
1. All dimensions shown are in millimeters (mm) unless				
otherwise noted. <b>2.</b> Dimensioning and Tolerancing per ANSI Y14.5M-1994.				

### Table 12. Package Diagram Dimensions (mm)



# 5. Si530/Si531 Mark Specification

Figure 3 illustrates the mark specification for the Si530/Si531. Table 13 lists the line information.




Figure 3. Mark Specification


Table 13. Si53x Top Mark Description

Line	Position	Description	
1	1–10	"SiLabs"+ Part Family Number, 53x (First 3 characters in part number where $x = 0$ indicates a 530 device and $x = 1$ indicates a 531 device).	
2	1–10	Si530, Si531: Option1 + Option2 + Freq(7) + Temp Si532, Si533, Si534, Si530/Si531 w/ 8-digit resolution: Option1 + Option2 + ConfigNum(6) + Temp	
<sup>3</sup> Trace Code			
	Position 1	Pin 1 orientation mark (dot)	
	Position 2	Product Revision (D)	
	Position 3–6	Tiny Trace Code (4 alphanumeric characters per assembly release instructions)	
	Position 7	Year (least significant year digit), to be assigned by assembly site (ex: 2007 = 7)	
	Position 8–9	Calendar Work Week number (1–53), to be assigned by assembly site	
	Position 10	"+" to indicate Pb-Free and RoHS-compliant	



# 6. 6-Pin PCB Land Pattern

Figure 4 illustrates the 6-pin PCB land pattern for the Si530/531. Table 14 lists the values for the dimensions shown in the illustration.



## Figure 4. Si530/531 PCB Land Pattern

Dimension		(mm)				
	C1	4.20				
E		2.54				
X1		1.55				
	Y1	1.95				
	Notes: General					
2. 3. 4.	<ol> <li>All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.</li> <li>This Land Pattern Design is based on the IPC-7351 guidelines.</li> <li>All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.</li> <li>Solder Mask Design</li> </ol>					
	All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 $\mu$ m minimum, all the way around the pad.					
Stenc	Stencil Design					
2. 3.	A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. The stencil thickness should be 0.125 mm (5 mils). The ratio of stencil aperture to land pad size should be 1:1.					
Card Assembly						
	A No-Clean, Type-3 solder paste is recommended. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.					



# **DOCUMENT CHANGE LIST**

# **Revision 0.4 to Revision 0.5**

- Updated Table 1, "Recommended Operating Conditions," on page 2.
  - Added maximum supply current specifications.
  - Specified relationship between temperature at startup and operation temperature.
- Updated Table 4, "CLK± Output Phase Jitter," on page 4 to include maximum rms jitter generation specifications and updated typical rms jitter specifications.
- Added Table 6, "CLK± Output Phase Noise (Typical)," on page 4.
- Added Output Enable active polarity as an option in Figure 1, "Part Number Convention," on page 7.

# **Revision 0.5 to Revision 1.0**

- Updated Note 3 in Table 1, "Recommended Operating Conditions," on page 2.
- Updated Figure 1, "Part Number Convention," on page 7.

## **Revision 1.0 to Revision 1.1**

- Updated Table 1, "Recommended Operating Conditions," on page 2.
  - Device maintains stable operation over –40 to +85 °C operating temperature range.
  - Supply current specifications updated for revision D.
- Updated Table 2, "CLK± Output Frequency Characteristics," on page 2.
  - Added specification for ±20 ppm lifetime stability (±7 ppm temperature stability) XO.
- Updated Table 3, "CLK± Output Levels and Symmetry," on page 3.
  - Updated LVDS differential peak-peak swing specifications.
- Updated Table 4, "CLK± Output Phase Jitter," on page 4.
- Updated Table 5, "CLK± Output Period Jitter," on page 4.
  - Revised period jitter specifications.
- Updated Table 9, "Absolute Maximum Ratings<sup>1</sup>," on page 5 to reflect the soldering temperature time at 260 °C is 20–40 sec per JEDEC J-STD-020C.
- Updated 3. "Ordering Information" on page 7.
  Changed ordering instructions to revision D.
- Added 5. "Si530/Si531 Mark Specification" on page 9.

# Revision 1.1 to Revision 1.2

- Updated 2.5 V/3.3 V and 1.8 V CML output level specifications for Table 3 on page 3.
- Added footnotes clarifying max offset frequency test conditions for Table 4 on page 4.
- Added CMOS phase jitter specs to Table 4 on page 4.
- Removed the words "Differential Modes: LVPECL/LVDS/CML" in the footnote referring to AN256 in Table 4 on page 4.
- Separated 1.8 V, 2.5 V/3.3 V supply voltage specifications in Table 9 on page 5.
- Updated and clarified Table 9 on page 5 to include the "Moisture Sensitivity Level" and "Contact Pads" rows.
- Updated Figure 3 on page 9 and Table 13 on page 9 to reflect specific marking information. Previously, Figure 3 was generic.

## **Revision 1.2 to Revision 1.3**

 Added Table 8, "Thermal Characteristics," on page 5.


### **Revision 1.3 to Revision 1.4**

- Revised Figure 2 and Table 12 on page 8 to reflect current package outline diagram.
- Revised Figure 4 and Table 14 on page 10 to reflect the recommended PCB land pattern.

## **Revision 1.4 to Revision 1.5**

• Changed "Trays" to "Coil Tape" in Ordering Guide.





#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific vitten consent of Silicon Labs products are not designed or authorized to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com