

16-Bit Microcontrollers (up to 32-Kbyte Flash and 2-Kbyte SRAM)

Operating Conditions

• 3.0V to 3.6V, -40°C to +125°C, DC to 16 MIPS

Core: 16-Bit PIC24F CPU

- Code-Efficient (C and Assembly) Architecture
- Two 40-Bit Wide Accumulators
- Single-Cycle (MAC/MPY) with Dual Data Fetch
- Single-Cycle Mixed-Sign MUL plus Hardware Divide
- 32-Bit Multiply Support

Clock Management

- ±0.25% Internal Oscillator
- Programmable PLLs and Oscillator Clock Sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- Fast Wake-up and Start-up

Power Management

- Low-Power Management modes (Sleep, Idle, Doze)
- Integrated Power-on Reset and Brown-out Reset
- 1 mA/MHz Dynamic Current (typical)
- 30 µA IPD Current (typical)

PWM

- Up to Three PWM Pairs
- Two Dead-Time Generators
- 31.25 ns PWM Resolution
- PWM Support for:
 - Inverters, PFC, UPS
- BLDC, PMSM, ACIM, SRM
- Class B Compliant Fault Inputs
- Possibility of ADC Synchronization with PWM Signal

Advanced Analog Features

- ADC module:
 - 10-bit, 1.1 Msps with four S&H
 - Six analog inputs on 20-pin devices, eight analog inputs on 28-pin devices and up to 16 analog inputs on 44-pin devices
- Flexible and Independent ADC Trigger Sources
- Three Comparator modules
- Charge Time Measurement Unit (CTMU):
 - Supports mTouch[™] capacitive touch sensing
 - Provides high-resolution time measurement (1 ns)
 - On-chip temperature measurement

Timers/Output Compare/Input Capture

- Five General Purpose Timers:
 - One 16-bit and two 32-bit timers/counters
- Two Output Compare modules
- Three Input Capture modules
- Peripheral Pin Select (PPS) to allow Function Remap

Communication Interfaces

- UART module (4 Mbps):
 - With support for LIN/J2602 protocols and IrDA®
- 4-Wire SPI module (8 MHz maximum speed):
 - Remappable pins in 32-Kbyte Flash devices
- I²C[™] module (400 kHz)

Input/Output

- Sink/Source 10 mA or 6 mA, Pin-Specific for Standard VOH/VOL, up to 16 mA or 12 mA for Non-Standard VOH1
- 5V Tolerant Pins
- Up to 21 Open-Drain, Pull-ups and Pull-Downs
- External Interrupts on most I/O Pins

Qualification and Class B Support

- AEC-Q100 REV G (Grade 0, -40°C to +125°C) Planned
- Class B Safety Library, IEC 60730, UDE Certified

Debugger Development Support

- In-Circuit and In-Application Programming
- Up to Three Complex Data Breakpoints
- Trace and Run-Time Watch

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104 PRODUCT FAMILIES

The device names, pin counts, memory sizes, and peripheral availability of each device are listed in Table 1 and table. The following pages show their pinout diagrams.

TABLE 1:	PIC24FJ16MC101/102 CONTROLLER FAMILIES
----------	--

		es)			Rem	appa	ble F	Perip	heral	s	-		U						
Device	Pins	Program Flash (Kbytes)	RAM (Kbytes)	Remappable Pins	16-Bit Timer ^(1,3)	Input Capture	Output Compare	UART	External Interrupts ⁽²⁾	SPI	Motor Control PWM	PWM Faults	10-Bit, 1.1 Msps ADC	RTCC	I ² C TM	Comparators	CTMU	I/O Pins	Packages
PIC24FJ16MC101	20	16	1	10	3	3	2	1	3	1	6-ch	1	1 ADC, 4-ch	Y	1	3	Y	15	PDIP, SOIC, SSOP
PIC24FJ16MC102	28	16	1	16	3	3	2	1	3	1	6-ch	2	1 ADC, 6-ch	Y	1	3	Y	21	SPDIP, SOIC, SSOP, QFN
	36	16	1	16	3	3	2	1	3	1	6-ch	2	1 ADC, 6-ch	Y	1	3	Y	21	VTLA

Note 1: Two out of three timers are remappable.

2: Two out of three interrupts are remappable.

3: One pair can be combined to create a 32-bit timer.

TABLE 2: PIC24FJ32MC101/102/104 CONTROLLER FAMILIES


		(se			Rem	appa	ble F	Perip	heral	s	H		ы						
Device	Pins	Program Flash (Kbytes)	RAM (Kbytes)	Remappable Pins	16-bit Timer ^(1,3)	Input Capture	Output Compare	UART	External Interrupts ⁽²⁾	IdS	Motor Control PWM	PWM Faults	10-Bit, 1.1 Msps ADC	RTCC	I ² C TM	Comparators	CTMU	I/O Pins	Packages
PIC24FJ32MC101	20	32	2	10	5	3	2	1	3	1	6-ch	1	1 ADC, 6-ch	Y	1	3	Y	15	PDIP, SOIC, SSOP
PIC24FJ32MC102	28	32	2	16	5	3	2	1	3	1	6-ch	2	1 ADC, 8-ch	Y	1	3	Y	21	SPDIP, SOIC, SSOP, QFN
	36	32	2	16	5	3	2	1	3	1	6-ch	2	1 ADC, 8-ch	Y	1	3	Y	21	VTLA
PIC24FJ32MC104	44	32	2	26	1	3	2	1	3	1	6-ch	2	14	Y	1	3	Y	35	TQFP, QFN, VTLA


Note 1: Two out of three timers are remappable.


2: Two out of three interrupts are remappable.


3: Two pairs can be combined to create two 32-bit timers.


Pin Diagrams














© 2011-2014 Microchip Technology Inc.










Table of Contents

1.0	Device Overview	15
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	21
3.0	CPU	25
4.0	Memory Organization	31
5.0	Flash Program Memory	61
6.0	Resets	65
7.0	Interrupt Controller	73
8.0	Oscillator Configuration	103
9.0	Power-Saving Features	111
10.0	I/O Ports	
11.0	Timer1	
12.0	Timer2/3 and Timer4/5 Features	145
13.0	Input Capture	153
14.0	Output Compare	155
15.0	Motor Control PWM Module	159
16.0	Serial Peripheral Interface (SPI)	
17.0	Inter-Integrated Circuit [™] (I ² C [™])	
18.0	Universal Asynchronous Receiver Transmitter (UART)	
19.0	10-Bit Analog-to-Digital Converter (ADC)	195
20.0	Comparator Module	
21.0	Real-Time Clock and Calendar (RTCC)	
22.0	Charge Time Measurement Unit (CTMU)	235
23.0	Special Features	241
24.0	Instruction Set Summary	249
25.0	Development Support	257
26.0	Electrical Characteristics	261
27.0	Packaging Information	321
Appe	ndix A: Revision History	349
Index	·	355
The M	/licrochip Web Site	361
Custo	omer Change Notification Service	361
Custo	omer Support	361
Produ	uct Identification System	363

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33/PIC24 Family Reference Manual"*. These documents should be considered as the primary reference for the operation of a particular module or device feature.

- Note: To access the documents listed below, browse to the documentation section of the PIC24FJ16MC102 product page of the Microchip Web site (www.microchip.com). In addition to parameters, features and other documentation, the resulting page provides a list of the related family reference manual sections.
- "Introduction" (DS39718)
- "CPU" (DS39703)
- "Data Memory" (DS39717)
- "Program Memory" (DS39715)
- "Oscillator" (DS39700)
- "Reset" (DS39712)
- "Interrupts" (DS39707)
- "Watchdog Timer (WDT)" (DS39697)
- "Power-Saving Features" (DS39698)
- "Charge Time Measurement Unit (CTMU)" (DS39724)
- "I/O Ports with Peripheral Pin Select (PPS)" (DS39711)
- "Timers" (DS39704)
- "Input Capture" (DS70000352)
- "Output Compare" (DS70005157)
- "UART" (DS39708)
- "Serial Peripheral Interface (SPI)" (DS39699)
- "Inter-Integrated Circuit™ (I²C™)" (DS70000195)
- "Real-Time Clock and Calendar (RTCC)" (DS39696)
- "High-Level Device Integration" (DS39719)
- "Programming and Diagnostics" (DS39716)
- "10-bit Analog-to-Digital Converter (ADC) with 4 Simultaneous Conversions" (DS39737)
- "Motor Control PWM" (DS39735)
- "Comparator with Blanking" (DS39741)

1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33/PIC24 Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.

This document contains device specific information for the PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 Microcontroller (MCU) devices. Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] Digital Signal Controllers (DSCs).

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.




TABLE 1-1:	PIN	PINOUT I/O DESCRIPTIONS						
Pin Name	Pin Type	Buffer Type	PPS	Description				
AN0-AN10 ⁽⁵⁾ AN11, AN12, AN15 ⁽⁴⁾	I	Analog	No	Analog input channels.				
CLKI CLKO	 0	ST/CMOS	No No	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.				
OSC1 OSC2	I I/O	ST/CMOS	No No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.				
SOSCI SOSCO	I O	ST/CMOS	No No	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.				
CN0-CN30 ⁽⁵⁾	I	ST ST ST ST ST ST	No No No No No No	Input Change Notification inputs. Can be software programmed for internal weak pull-ups on all inputs.				
IC1-IC3	I	ST	Yes	Capture Inputs 1/2/3.				
OCFA OC1-OC2	I O	ST —	Yes Yes	Compare Fault A input (for Compare Channels 1 and 2). Compare Outputs 1 through 2.				
INT0 INT1 INT2	 	ST ST ST	No Yes Yes	External Interrupt 0. External Interrupt 1. External Interrupt 2.				
RA0-RA4 RA7-RA10 ⁽⁴⁾	I/O	ST	No	PORTA is a bidirectional I/O port.				
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.				
RC0-RC9 ⁽⁴⁾	I/O	ST	No	PORTC is a bidirectional I/O port.				
T1CK T2CK T3CK T4CK T5CK		ST ST ST ST ST	No Yes Yes Yes Yes	Timer1 external clock input. Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input.				
U1CTS U1RTS U1RX U1TX	 	ST — ST —	Yes Yes Yes Yes	UART1 Clear-to-Send. UART1 Ready-to-Send. UART1 receive. UART1 transmit.				
•				but or output Analog = Analog input P = Power				
		itt Trigger inp pheral Pin S		CMOS levels O = Output I = Input				

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Note 1: An external pull-down resistor is required for the FLTA1 pin on PIC24FJ16MC101 (20-pin) devices.

2: The FLTB1 pin is available on PIC24FJ(16/32)MC102/104 devices only.

3: The PWMx Fault pins are enabled during any Reset event. Refer to Section 15.2 "PWMx Faults" for more information on the PWMx Faults.

4: This pin is available on PIC24FJ(16/32)MC104 devices only.

5: Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for availability.

PPS = Peripheral Pin Select

Pin Name	2	Pin vpe	Buffer Type	PPS	Description
SCK1	I/	0	ST	Yes	Synchronous serial clock input/output for SPI1.
SDI1		I	ST	Yes	SPI1 data in.
SDO1		0	—	Yes	SPI1 data out.
SS1	I/	0	ST	Yes	SPI1 slave synchronization or frame pulse I/O.
SCL1		0	ST	No	Synchronous serial clock input/output for I2C1.
SDA1		0	ST	No	Synchronous serial data input/output for I2C1.
ASCL1		0	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	1/	0	ST	No	Alternate synchronous serial data input/output for I2C1.
FLTA1 ^(1,3)		I	ST	No	PWM1 Fault A input.
FLTB1 ^(2,3)		I	ST	No	PWM1 Fault B input.
PWM1L1		0	—	No	PWM1 Low Output 1.
PWM1H1		0	—	No	PWM1 High Output 1.
PWM1L2	0	0	—	No	PWM1 Low Output 2.
PWM1H2		0	—	No	PWM1 High Output 2.
PWM1L3		0	—	No	PWM1 Low Output 3.
PWM1H3	(0	—	No	PWM1 High Output 3.
RTCC	(0	Digital	No	RTCC alarm output.
CTPLS	0	0	Digital	Yes	CTMU pulse output.
CTED1		I	Digital	No	CTMU External Edge Input 1.
CTED2		I I	Digital	No	CTMU External Edge Input 2.
CTCMP		I	Analog	No	CTMU timing comparator input.
CVREF		L	Analog	No	Comparator voltage positive reference input.
C1INA		I	Analog	No	Comparator 1 Positive Input A.
C1INB		I	Analog	No	Comparator 1 Negative Input B.
C1INC		I	Analog	No	Comparator 1 Negative Input C.
C1IND		I	Analog	No	Comparator 1 Negative Input D.
C10UT		0	Digital	Yes	Comparator 1 output.
C2INA			Analog	No	Comparator 2 Positive Input A.
C2INB		1	Analog	No	Comparator 2 Negative Input B.
C2INC			Analog	No	Comparator 2 Negative Input C.
C2IND			Analog	No	Comparator 2 Negative Input D.
C2OUT		0	Digital	Yes	Comparator 2 output.
C3INA			Analog	No	Comparator 3 Positive Input A.
C3INB			Analog	No	Comparator 3 Negative Input B.
C3INC			Analog	No	Comparator 3 Negative Input C.
C3IND C3OUT		0	Analog Digital	No Yes	Comparator 3 Negative Input D. Comparator 3 output.
Legend: C		-	-		

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels O = Output I = Input I = Input PPS = Peripheral Pin Select Note 1: An external pull-down resistor is required for the FLTA1 pin on PIC24FJ16MC101 (20-pin) devices.

2: The FLTB1 pin is available on PIC24FJ(16/32)MC102/104 devices only.

3: The PWMx Fault pins are enabled during any Reset event. Refer to Section 15.2 "PWMx Faults" for more information on the PWMx Faults.

4: This pin is available on PIC24FJ(16/32)MC104 devices only.

5: Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for availability.

ADLL I-I.										
Pin Name	Pin Type	Buffer Type	PPS	Description						
PGED1	I/O	ST	No	Data I/O pin for programming/debugging Communication Channel 1.						
PGEC1	I	ST	No	Clock input pin for programming/debugging Communication Channel 1.						
PGED2	I/O	ST	No	ta I/O pin for programming/debugging Communication Channel 2.						
PGEC2	I	ST	No	ock input pin for programming/debugging Communication Channel 2.						
PGED3	I/O	ST	No	ta I/O pin for programming/debugging Communication Channel 3.						
PGEC3	I	ST	No	Clock input pin for programming/debugging Communication Channel 3.						
MCLR	I/P	ST	No	aster Clear (Reset) input. This pin is an active-low Reset to the device.						
AVdd	Ρ	Р	No	Positive supply for analog modules. This pin must be connected at all imes. AVDD is connected to VDD in 28-pin PIC24FJXXMC102 devices. In all other devices, AVDD is separated from VDD.						
AVss	Р	Р	No							
Vdd	Р	_	No	Positive supply for peripheral logic and I/O pins.						
VCAP	Р	_	No	CPU logic filter capacitor connection.						
Vss	Р	_	No	Ground reference for logic and I/O pins.						
Legend: CM	OS = CN	/IOS compa	tible inp	but or output Analog = Analog input P = Power						

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: An external pull-down resistor is required for the FLTA1 pin on PIC24FJ16MC101 (20-pin) devices.

2: The FLTB1 pin is available on PIC24FJ(16/32)MC102/104 devices only.

3: The PWMx Fault pins are enabled during any Reset event. Refer to Section 15.2 "PWMx Faults" for more information on the PWMx Faults.

O = Output

I = Input

4: This pin is available on PIC24FJ(16/32)MC104 devices only.

ST = Schmitt Trigger input with CMOS levels

PPS = Peripheral Pin Select

5: Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for availability.

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest "dsPIC33/PIC24 Family Reference Manual" sections.
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of 16-bit microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and VSS pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, if present on the device (regardless if ADC module is not used) (see Section 2.2 "Decoupling Capacitors")
- VCAP (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10V-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including MCUs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 26.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 23.2 "On-Chip Voltage Regulator"** for details.

2.4 Master Clear (MCLR) Pin


The MCLR pin provides two specific device functions:

- Device Reset
- Device Programming and Debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



С

- Note 1: $R \le 10 \ k\Omega$ is recommended. A suggested starting value is $10 \ k\Omega$. Ensure that the MCLR pin VIH and VIL specifications are met.
 - 2: <u>R1 ≤ 470Ω</u> will limit any current flowing into <u>MCLR</u> from the external capacitor, C, in the event of <u>MCLR</u> pin breakdown, due to Electrostatic Discharge (ESD) or <u>Electrical</u> Overstress (EOS). Ensure that the <u>MCLR</u> pin VIH and VIL specifications are met.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirement information in the *"PIC24FJXX-MCXXX Flash Programming Specification"* for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3 or MPLAB REAL ICE[™].


For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" (DS51331)
- "Using MPLAB[®] ICD 2" (poster) (DS51265)
- *"MPLAB[®] ICD 2 Design Advisory" (*DS51566)
- "Using MPLAB[®] ICD 3" (poster) (DS51765)
- *"MPLAB[®] ICD 3 Design Advisory"* (DS51764)
- "MPLAB[®] REAL ICE[™] In-Circuit Debugger User's Guide" (DS51616)
- *"Using MPLAB[®] REAL ICE™"* (poster) (DS51749)

2.6 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.





2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz (for MSPLL mode) or 3 MHz < FIN < 8 MHz (for ECPLL mode) to comply with device PLL start-up conditions. HSPLL mode is not supported. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The fixed PLL settings of 4x after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can enable the PLL, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator is selected as a debugger, it automatically initializes all of the Analog-to-Digital input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register. The bits in the register that correspond to the Analog-to-Digital pins that are initialized by MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain Analog-to-Digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all Analog-to-Digital pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternately, connect a 1k to 10k resistor between Vss and unused pins.

3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "CPU" (DS39703) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M by 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can serve as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls. The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 family instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices are capable of executing a data (or program data) memory read, a Working register (data) read, a data memory write, and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1 and the programmer's model for the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page register (PSVPAG). The program to data space mapping feature lets any instruction access program space as if it were data space.

3.2 Special MCU Features

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 family features a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 family supports 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.





FIGURE 3-1: PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104 CPU CORE BLOCK DIAGRAM



CPU Control Registers 3.3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	—	—		—	DC
oit 15							bit
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ^(1,2)	IPL1 ^(1,2)	IPL0 ^(1,2)	RA	N	OV	Z	С
oit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
n = Value a	nt POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-9	-	ted: Read as '					
bit 8		U Half Carry/Bo					
		ut from the 4th sult occurred	ow-order bit (for byte-sized c	lata) or 8th low-	order bit (for wo	ord-sized data
			th low-order t	oit (for byte-size	ed data) or 8th	low-order bit (for word-size
		he result occur			,	,	
oit 7-5	IPL<2:0>: CP	PU Interrupt Prie	ority Level Sta	atus bits ^(1,2)			
		terrupt Priority			ots disabled		
		terrupt Priority					
		terrupt Priority					
		terrupt Priority					
		terrupt Priority					
		nterrupt Priority Interrupt Priority					
bit 4		Loop Active bit					
		oop in progress					
		oop not in prog					
bit 3	N: MCU ALU	Negative bit					
	1 = Result wa						
		as non-negative	(zero or pos	tive)			
bit 2		J Overflow bit	h				
		d for signed ari gn bit to change		omplement). It i	indicates an ov	erflow of the ma	agnitude whic
		occurred for sig		ic (in this arithr	netic operation)	
	0 = No overflo		,			,	
bit 1	Z: MCU ALU	Zero bit					
		tion which affect recent operation				ast , a non-zero res	sult)
bit 0		Carry/Borrow b				,	7
		ut from the Mos		oit (MSb) of the	e result occurre	d	
		out from the Mo					
	he IPL<2:0> bits a						
	evel. The value in	-			=	are disabled wh	en IPL<3> =
2: T	he IPL<2:0> Statu	us dits are read	-oniv when N	$\Im U \Im = \bot (N $	$1 \cup \cup V < 2 > $		

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	-	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽¹⁾
	 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space is visible in data space0 = Program space is not visible in data space
bit 1-0	Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

3.4 Arithmetic Logic Unit (ALU)

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.4.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.4.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.4.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a Working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

4.0 MEMORY ORGANIZATION

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Data Memory" (DS39717) and "Program Memory" (DS39715) in the "dsPIC33/PIC24 Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 family architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.4 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The program memory maps for the PIC24FJ16MC101/ 102 and PIC24FJ32MC101/102/104 family of devices are shown in Figure 4-1 and Figure 4-2.

FIGURE 4-1: PROGRAM MEMORY MAP FOR PIC24FJ16MC101/102 DEVICES





FIGURE 4-2: PROGRAM MEMORY MAP FOR PIC24FJ32MC101/102/104 DEVICES



Note 1: On Reset, these bits are automatically copied into the device Configuration Shadow registers.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-3).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices also have two Interrupt Vector Tables, (IVTs) located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the Interrupt Vector Tables is provided in Section 7.1 "Interrupt Vector Table".

msw Address	most significant word (msw)		ast significant word (ISW) PC Addres (Isw Addres
		\sim		(ISW Addres
	23	16	8	0
0x000001	0000000			0x000000
0x000003	0000000			0x000002
0x000005	00000000			0x000004
0x000007	0000000			0x000006
	Program Memory	lootru	ction Width	
	'Phantom' Byte	11500		
	(read as '0')			

FIGURE 4-3: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.4.3 "Reading Data from Program Memory Using Program Space Visibility").

Microchip PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices implement up to 2 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address (EA) calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decoding but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction in progress is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternately, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE


The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using the MOV class of instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode with a Working register as an Address Pointer.






FIGURE 4-5: DATA MEMORY MAP FOR PIC24FJ32MC101/102/104 DEVICES WITH 2-KBYTE RAM

	TABLE 4-1:	CPU CORE REGISTERS MAP
--	------------	------------------------

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working Re	egister 0								xxxx
WREG1	0002								Working Re	gister 1								xxxx
WREG2	0004								Working Re	egister 2								xxxx
WREG3	0006								Working Re	gister 3								xxxx
WREG4	0008								Working Re	gister 4								xxxx
WREG5	000A								Working Re	gister 5								xxxx
WREG6	000C								Working Re	gister 6								xxxx
WREG7	000E								Working Re	gister 7								xxxx
WREG8	0010								Working Re	gister 8								xxxx
WREG9	0012								Working Re	gister 9								xxxx
WREG10	0014							,	Working Re	gister 10								xxxx
WREG11	0016								Working Re	gister 11								xxxx
WREG12	0018							,	Working Re	gister 12								xxxx
WREG13	001A							,	Working Re	gister 13								xxxx
WREG14	001C								Working Re	gister 14								xxxx
WREG15	001E							,	Working Re	gister 15								0800
SPLIM	0020							Stad	ck Pointer Li	mit Registe	r							xxxx
PCL	002E							Program	Counter Lo	w Word Re	gister							0000
PCH	0030	_	_	—	_	—	—	_	—			Program	n Counter	High Byte F	Register			0000
TBLPAG	0032	_	_	—	—	—	—	_	—			Table P	age Addre	ss Pointer F	Register			0000
PSVPAG	0034	_	_	—	—	—	—	_	—		Program	n Memory	Visibility P	age Addres	s Pointer F	Register		0000
RCOUNT	0036							Repe	at Loop Cou	unter Regis	ter							xxxx
SR	0042	—	_	—	_		—	—	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	—	_	—	_	—	—	—	—	—	—	—		IPL3	PSV		—	0020
DISICNT	0052	_	_						Disable	Interrupts	Counter R	egister						0000

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR PIC24FJXXMC101 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	—	CN14IE	CN13IE	CN12IE	CN11IE	—	—				CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	-	CN30IE	CN29IE	_	_	-	_	_	CN23IE	CN22IE	CN21IE	_	-	-		_	0000
CNPU1	0068	_	CN14PUE	CN13PUE	CN12PUE	CN11PUE	_	—	_			CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	_	_	_	—	_	CN23PUE	CN22PUE	CN21PUE		_	_	_	_	0000

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR PIC24FJXXMC102 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	_	_	_	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	CN30IE	CN29IE		CN27IE	_	_	CN24IE	CN23IE	CN22IE	CN21IE	_	_		_	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	_	_		CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE		CN27PUE	_	_	CN24PUE	CN23PUE	CN22PUE	CN21PUE	_	_		_	CN16PUE	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR PIC24FJ32MC104 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	CN30IE	CN29IE	CN28IE	CN27IE	CN26IE	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	CN28PUE	CN27PUE	CN26PUE	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MA

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS		—	_	—		—	—	_	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	—	_	_	_	—	_	_	—	—	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	_	_	INT2IF	T5IF ⁽¹⁾	T4IF ⁽¹⁾	_	_	_	_	_	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	8800	_	_	_	_	_	_	_	_	_	_	IC3IF	_	_	_	_	_	0000
IFS3	008A	FLTA1IF	RTCCIF	_	_	_	_	PWM1IF	_	_	_	_	_	_	_	_	_	0000
IFS4	008C	_		CTMUIF	_	_	—	—	_		—	—	_	_	_	U1EIF	FLTB1IF ⁽²⁾	0000
IEC0	0094	_		AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096			INT2IE	T5IE ⁽¹⁾	T4IE ⁽¹⁾	—	—	—		_	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098				_	_	_	_	_			IC3IE				—	—	0000
IEC3	009A	FLTA1IE	RTCIE		_	_	_	PWM1IE	—							—	—	0000
IEC4	009C	-	_	CTMUIE	—	—	—	_	—	_	—	_	—	_	-	U1EIE	FLTB1IE ⁽²⁾	0000
IPC0	00A4		T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0		IC1IP2	IC1IP1	IC1IP0	-	INT0IP2	INT0IP1	INT0IP2	4444
IPC1	00A6	-	T2IP2	T2IP1	T2IP0	—	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	_	-	—	—	4440
IPC2	00A8	-	U1RXIP2	U1RXIP1	U1RXIP0	—	SPI1IP2	SPI1IP1	SPI1IP0	_	SPI1EIP2	SPI1EIP1	SPI1EIP2	_	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA	-	_	—	—	—	—	_	—	_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	0044
IPC4	00AC	-	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	00AE	-	_	—	—	—	—	_	—	_	—	_	—	_	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	00B0	-	T4IP2 ⁽¹⁾	T4IP1 ⁽¹⁾	T4IP0 ⁽¹⁾	—	—	_	—	_	—	_	—	_	-	—	—	4000
IPC7	00B2	-	_	—	—	—	—	_	—	_	INT2IP2	INT2IP1	INT2IP0	_	T5IP2 ⁽¹⁾	T5IP2 ⁽¹⁾	T5IP2 ⁽¹⁾	0044
IPC9	00B6	-	_	—	—	—	—	_	—	_	IC3IP2	IC3IP1	IC3IP0	_	-	—	—	0040
IPC14	00C0				_		—	—	—		PWM1IP2	PWM1IP1	PWM1IP0	-		—	—	0040
IPC15	00C2		FLTA1IP2	FLTA1IP1	FLTA1IP0		RTCIP2	RTCIP1	RTCIP0		—	—	—	_	_	—	—	4400
IPC16	00C4			_	_		_	-	_		U1EIP2	U1EIP1	U1EIP0	_	FLTB1IP2 ⁽²⁾	FLTB1IP2 ⁽²⁾	FLTB1IP2 ⁽²⁾	0040
IPC19	00CA		—	_	_	_	_	-	_		CTMUIP2	CTMUIP1	CTMUIP0	_	_	—	—	0040
INTTREG	00E0	_	_	_	_	ILR3	ILR2	ILR1	ILR0		VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are available in PIC24FJ32MC101/102/104 devices only.

2: These bits are available in PIC24FJ32MC102/104 devices only.

·6:					102-			DZ DEVI									
Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0100								Timer1 F	Register								0000
0102							Т	imer Perioc	Register 1								FFFF
0104	TON	_	TSIDL	_	_	_	_	_	—	TGATE	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
0106	6 Timer2 Register												0000				
0108						Timer	3 Holding R	egister (for	32-bit timer	operations	only)						xxxx
010A								Timer3 F	Register								0000
010C							Т	imer Period	l Register 2								FFFF
010E							Т	imer Period	l Register 3								FFFF
0110	TON	_	TSIDL	_	_	_	_	_	—	TGATE	TCKPS	S<1:0>	T32	_	TCS	_	0000
0112	TON	—	TSIDL	_	—	_	—	_	—	TGATE	TCKPS	S<1:0>	_	—	TCS	-	0000
	D100 D102 D104 D106 D108 D100 D100	0100 0102 0104 TON 0106 0108 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100	0100 0102 0104 TON 0106 0108 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100	D100 TON TSIDL D104 TON — TSIDL D106 — TSIDL D108 — — TSIDL D100 — — TSIDL D106 — — TSIDL D108 — — TSIDL D100 — — TSIDL D1010 TON — TSIDL	0100 0102 0104 TON 0106 0108 0100 0100 0100 0100 0100 0100 0100 01010 0100 0100 0101	0100 0102 0104 TON 0106 0108 0100 0100 0100 01010 0100 0100 0100 01010 0100 0100 0100 0101 TON — TSIDL — —	0100 0102 0104 TON 0106 0108 0100A 0100A 0100C 0100E 0110 TON — TSIDL — —	0100	0100 Timer 1 F 0102 Timer Period 0104 TON — TSIDL — — — 0106 Timer 2 F Timer 3 Holding Register (for 0108 Timer 3 Holding Register (for 0100 Timer 9 Friod 0100 Timer 9 Friod 01010 Timer 9 Friod 0102 Timer 9 Friod 0103 Timer 9 Friod	D100 Timer1 Register D102 Timer Period Register 1 D104 TON — …	D100 Timer1 Register D102 Timer Period Register 1 D104 TON — TSIDL — — — TGATE D106 — — — — — — TGATE D108 — — — — — — — TGATE D100 — # #	D100 Timer1 Register D102 Timer Period Register 1 D104 TON — TSIDL — — — — TGATE TCKPS D106 Timer3 Register Timer2 Register Timer3 Register Timer3 Register D108 Timer3 Holding Register (for 32-bit timer operations only) Timer3 Register D100 Timer3 Register Timer9 Register 2 D100 Timer Period Register 3 Timer Period Register 3	D100 Timer1 Register D102 TON — TSIDL — — — TGATE TCKPS<1:0> D104 TON — TSIDL — — — — TGATE TCKPS<1:0> D106 — — — — — — — TGATE TCKPS<1:0> D106 — — — — — — — — TGATE TCKPS<1:0> D106 — — — — — — — — — — D108 — — — — Imer 3 Register Timer3 Register	D100 Timer Register D102 TON — TSIDL — — — TGATE TCKPS<1:0> — D104 TON — TSIDL — — — — TGATE TCKPS<1:0> — D106 — — — — — TGATE TCKPS<1:0> — D106 — — — — — — TGATE TCKPS<1:0> — D106 — — — — — — — — — D108 — — Timer3 Register (for 32-bit timer operations only)	Onlog Timer1 Register Onlog Timer2 Register 1 Onlog TON — TSIDL — — — TGATE TCKPS<1:0> — TSYNC Onlog — — — — — TGATE TCKPS<1:0> — TSYNC Onlog — — — — — TGATE TCKPS<1:0> — TSYNC Onlog — — — — — TGATE TCKPS<1:0> — TSYNC Onlog — — — — — TGATE TCKPS<1:0> — TSYNC Onlog — — — — — — — — — — — — — — — …	Onlog Timer1 Register Onlog TON — TSIDL — — — TGATE TCKPS<1:0> — TSYNC TCS Onlog — TSIDL — — — — TGATE TCKPS<1:0> — TSYNC TCS Onlog — TSIDL — — — — TGATE TCKPS<1:0> — TSYNC TCS Onlog — TSIDL — — — — TGATE TCKPS<1:0> — TSYNC TCS Onlog — Timer3 Holding Register (for 32-bit timer operations only) — — TSYNC TCS Onlog — TImer3 Register _ <td>One Timer 1 Register One Timer 1 Register One Timer 2 Register 1 One TSIDL — — — TGATE TCKPS<1:0> — TSYNC TCS — One TSIDL — — — — TGATE TCKPS<1:0> — TSYNC TCS — One TSIDL — — — — TGATE TCKPS<1:0> — TSYNC TCS — One Timer3 Holding Register (for 32-bit timer operations only) Timer3 Register Timer3 Register Timer3 Register Timer3 Register Timer 1 Register 2 Timer 1 Register 3 One TSIDL — — — — TGATE TCKPS<1:0> T32 — TCS — One TSIDL — — — — TGATE TCKPS<1:0> T32 — TCS —</td>	One Timer 1 Register One Timer 1 Register One Timer 2 Register 1 One TSIDL — — — TGATE TCKPS<1:0> — TSYNC TCS — One TSIDL — — — — TGATE TCKPS<1:0> — TSYNC TCS — One TSIDL — — — — TGATE TCKPS<1:0> — TSYNC TCS — One Timer3 Holding Register (for 32-bit timer operations only) Timer3 Register Timer3 Register Timer3 Register Timer3 Register Timer 1 Register 2 Timer 1 Register 3 One TSIDL — — — — TGATE TCKPS<1:0> T32 — TCS — One TSIDL — — — — TGATE TCKPS<1:0> T32 — TCS —

TABLE 4-6: TIMERS REGISTER MAP FOR PIC24FJ16MC101/102 DEVICES

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: TIMERS REGISTER MAP FOR PIC24FJ32MC101/102/104 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Timer Perio	d Register 1								FFFF
T1CON	0104	TON		TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108						Time	er3 Holding	Register (for	32-bit timer	operations of	only)						xxxx
TMR3	010A								Timer3	Register								0000
PR2	010C								Timer Perio	d Register 2								FFFF
PR3	010E								Timer Perio	d Register 3								FFFF
T2CON	0110	TON		TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	_	_	_	—	—	_	TGATE	TCKP	S<1:0>	—	—	TCS		0000
TMR4	0114								Timer4	Register								0000
TMR5HLD	0116						Ti	mer5 Holdir	ng Register (for 32-bit op	erations only	y)						xxxx
TMR5	0118								Timer5	Register								0000
PR4	011A								Timer Perio	d Register 4								FFFF
PR5	011C								Timer Perio	d Register 5								FFFF
T4CON	011E	TON		TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	—	TCS	_	0000

TABLE 4-8: **INPUT CAPTURE REGISTER MAP**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input Capt	ure 1 Regis	ter							xxxx
IC1CON	0142	_	_	ICSIDL	_	—	—	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2BUF	0144								Input Capt	ure 2 Regis	ter							xxxx
IC2CON	0146	_	_	ICSIDL	—	_	-	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3BUF	0148								Input Capt	ure 3 Regis	ter							xxxx
IC3CON	014A	_	_	ICSIDL	_	—	—	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
Legend: v =	- unknown	value on R	Posot	unimpleme	nted read	las 'n' Ro	ent values	are shown	in havadaci	mal			•					

lemented, read as '0'. Reset values are shown in hexadecimal Legena: x = unknown value

OUTPUT COMPARE REGISTER MAP TABLE 4-9:

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Outp	out Compar	e 1 Second	ary Registe	r						xxxx
OC1R	0182								Output Co	mpare 1 R	egister							xxxx
OC1CON	0184	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
OC2RS	0186							Outp	out Compar	e 2 Second	ary Registe	r						xxxx
OC2R	0188								Output Co	mpare 2 R	egister							xxxx
OC2CON	018A	_		OCSIDL	_		_	-			-		OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000

TABLE 4-10: 6-OUTPUT PWM1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
P1TCON	01C0	PTEN	_	PTSIDL	—	_	_	-		PTOPS3	PTOPS2	PTOPS1	PTOPS0	PTCKPS1	PTCKPS0	PTMOD1	PTMOD0	0000 0000 0000 0000
P1TMR	01C2	PTDIR						F	WM1 Timer	Count Val	ue Registe	r						0000 0000 0000 0000
P1TPER	01C4							I	PWM1 Time	Base Peri	od Registe	r						0111 1111 1111 1111
P1SECMP	01C6	SEVTDIR						PW	/M1 Special	Event Corr	npare Regi	ster						0000 0000 0000 0000
PWM1CON1	01C8		_	_	_	-	PMOD3	PMOD2	PMOD1	_	PEN3H	PEN2H	PEN1H	_	PEN3L	PEN2L	PEN1L	0000 0000 0000 0000
PWM1CON2	01CA		_	_	_	SEVOPS3	SEVOPS2	SEVOPS1	SEVOPS0	_	_	_	_	_	IUE	OSYNC	UDIS	0000 0000 0000 0000
P1DTCON1	01CC	DTBPS1	DTBPS0	DTB5	DTB4	DTB3	DTB2	DTB1	DTB0	DTAPS1	DTAPS0	DTA5	DTA4	DTA3	DTA2	DTA1	DTA0	0000 0000 0000 0000
P1DTCON2	01CE	_	_	_	—	_	_	_	_	_	_	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I	0000 0000 0000 0000
P1FLTACON	01D0	_	_	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	FLTAM	_	—	_	_	FAEN3	FAEN2	FAEN1	0000 0000 0000 0111
P1FLTBCON	01D2	_	_	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FBOV1L	FLTBM	_	—	_	_	FBEN3	FBEN2	FBEN1	0000 0000 0000 0111
P10VDCON	01D4	_	_	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L	_	_	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L	0011 1111 0000 0000
P1DC1	01D6							PW	M1 Duty Cy	cle 1 Regis	ter							0000 0000 0000 0000
P1DC2	01D8		PWM1 Duty Cycle 2 Register													0000 0000 0000 0000		
P1DC3	01DA							PW	M1 Duty Cy	cle 3 Regis	ster							0000 0000 0000 0000
PWM1KEY	01DE								PWMKEY	′<15:0>								0000 0000 0000 0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: I2C1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_	_	_	—	-	—	—	-				I2C1 Recei	ve Registe	r			0000	
I2C1TRN	0202	_	_	_	_	_	_	- <u> </u>										OOFF	
I2C1BRG	0204	-		_	_	—	_	_				Baud Rate	e Generato	r Register				0000	
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000	
I2C1ADD	020A	_	_	—	_	_	_		I2C1 Address Register										
I2C1MSK	020C	_	_	—	_	_	_	I2C1 Address Mask Register											

TABLE 4-12: UART1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	-						UART1	Transmit Re	egister				xxxx
U1RXREG	0226	_	_	_	_	-						UART1	Receive Re	gister				0000
U1BRG	0228							Baud	d Rate Ge	nerator Pres	caler							0000
Logond: w	- unknow	n value on R	locot –	unimplomon	tod road (t values ar	o chown in	hovodoci	mal								

Legend: lemented, read as 10°. Reset values are shown in hexadecimal.

TABLE 4-13: SPI1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	_	_	—		—	—	SPIROV	_	_	—	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	—	_	—	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Re	ceive Buffer	Register							0000

IABLE 4-	14:	ADCI	REGR		IAP FU	R PICZ	4FJXXIVI	C101 DE	VICES									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ta Buffer 0								xxxx
ADC1BUF1	0302								ADC Da	ta Buffer 1								xxxx
ADC1BUF2	0304								ADC Da	ta Buffer 2								xxxx
ADC1BUF3	0306								ADC Da	ta Buffer 3								xxxx
ADC1BUF4	0308								ADC Da	ta Buffer 4								xxxx
ADC1BUF5	030A								ADC Da	ta Buffer 5								xxxx
ADC1BUF6	030C								ADC Da	ta Buffer 6								xxxx
ADC1BUF7	030E								ADC Da	ta Buffer 7								xxxx
ADC1BUF8	0310								ADC Da	ta Buffer 8								xxxx
ADC1BUF9	0312								ADC Da	ta Buffer 9								xxxx
ADC1BUFA	0314								ADC Dat	a Buffer 10)							xxxx
ADC1BUFB	0316								ADC Dat	a Buffer 11								xxxx
ADC1BUFC	0318								ADC Dat	a Buffer 12	2							xxxx
ADC1BUFD	031A								ADC Dat	a Buffer 13	3							xxxx
ADC1BUFE	031C								ADC Dat	a Buffer 14	1							xxxx
ADC1BUFF	031E								ADC Dat	a Buffer 15	5							xxxx
AD1CON1	0320	ADON	-	ADSIDL	—	—	—	FORM1	FORM0	SSRC2	SSRC1	SSRC0	_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	—	—	CSCNA	CHPS1	CHPS0	BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0324	ADRC	-	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS123	0326	-		—	—	_	CH123NB1	CH123NB0	CH123SB	—	_	_	_	—	CH123NA1	CH123NA0	CH123SA	0000
AD1CHS0	0328	CH0NB		—	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	_	_	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1PCFGL	032C			—	—	_	PCFG<	:10:9> ⁽¹⁾	—	—	_	_	—		PCFC	G<3:0>		0000
AD1CSSL	0330	_		—	—	_	CSS<	10:9> ⁽¹⁾	—	—	_	-	—		CSS	<3:0>		0000

TABLE 4-14: ADC1 REGISTER MAP FOR PIC24FJXXMC101 DEVICES

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are available in PIC24FJ32MC101 devices only.

IADLE 4-	15.	ADCI	NLGI			K FICZ-												
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Dat	a Buffer 0								xxxx
ADC1BUF1	0302								ADC Dat	a Buffer 1								xxxx
ADC1BUF2	0304								ADC Dat	a Buffer 2								xxxx
ADC1BUF3	0306								ADC Dat	a Buffer 3								xxxx
ADC1BUF4	0308								ADC Dat	a Buffer 4								xxxx
ADC1BUF5	030A								ADC Dat	a Buffer 5								xxxx
ADC1BUF6	030C								ADC Dat	a Buffer 6								xxxx
ADC1BUF7	030E								ADC Dat	a Buffer 7								xxxx
ADC1BUF8	0310								ADC Dat	a Buffer 8								xxxx
ADC1BUF9	0312								ADC Dat	a Buffer 9								xxxx
ADC1BUFA	0314								ADC Data	a Buffer 10								xxxx
ADC1BUFB	0316								ADC Data	a Buffer 11								xxxx
ADC1BUFC	0318								ADC Data	a Buffer 12								xxxx
ADC1BUFD	031A								ADC Data	a Buffer 13								xxxx
ADC1BUFE	031C								ADC Data	a Buffer 14								xxxx
ADC1BUFF	031E								ADC Data	a Buffer 15								xxxx
AD1CON1	0320	ADON	—	ADSIDL	—	—	—	FORM1	FORM0	SSRC2	SSRC1	SSRC0	_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	—	—	CSCNA	CHPS1	CHPS0	BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0324	ADRC	—	_	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS123	0326	-	—	-	—	—	CH123NB1	CH123NB0	CH123SB	—	—	-	_	—	CH123NA1	CH123NA0	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CHONA	—		CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1PCFGL	032C	_	_	_	—	—	PCFG<	10:9> ⁽¹⁾	_	_	—			PC	FG<5:0>			0000
AD1CSSL	0330	-	—	_	—	—	CSS<1	0:9> ⁽¹⁾	—	—	—			C	SS<5:0>			0000

TABLE 4-15: ADC1 REGISTER MAP FOR PIC24FJXXMC102 DEVICES

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are available in PIC24FJ32MC101 devices only.

IABLE 4-	10.	ADCI	REGIS		AP FUI		FJJZIVIC	104 DEVI	CE3									_
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	a Buffer 0								xxxx
ADC1BUF1	0302								ADC Data	a Buffer 1								xxxx
ADC1BUF2	0304								ADC Data	a Buffer 2								xxxx
ADC1BUF3	0306								ADC Data	a Buffer 3								xxxx
ADC1BUF4	0308								ADC Data	a Buffer 4								xxxx
ADC1BUF5	030A								ADC Data	a Buffer 5								xxxx
ADC1BUF6	030C								ADC Data	a Buffer 6								xxxx
ADC1BUF7	030E								ADC Data	a Buffer 7								xxxx
ADC1BUF8	0310								ADC Data	a Buffer 8								xxxx
ADC1BUF9	0312								ADC Data	a Buffer 9								xxxx
ADC1BUFA	0314								ADC Data	Buffer 10								xxxx
ADC1BUFB	0316								ADC Data	Buffer 11								xxxx
ADC1BUFC	0318								ADC Data	Buffer 12								xxxx
ADC1BUFD	031A								ADC Data	Buffer 13								xxxx
ADC1BUFE	031C								ADC Data	Buffer 14								xxxx
ADC1BUFF	031E								ADC Data	Buffer 15								xxxx
AD1CON1	0320	ADON	—	ADSIDL	—	—	—	FORM1	FORM0	SSRC2	SSRC1	SSRC0	—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	—	—	CSCNA	CHPS1	CHPS0	BUFS	_	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0324	ADRC	_		SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS123	0326		_	—	—	—	CH123NB1	CH123NB0	CH123SB	_	_		_	—	CH123NA1	CH123NA0	CH123SA	0000
AD1CHS0	0328	CH0NB	_		CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	_		CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1PCFGL	032C	PCFG15	—							Р	CFG<12:0)>						0000
AD1CSSL	0330	CSS15	_	_						(CSS<12:0	>						0000

TABLE 4-16: ADC1 REGISTER MAP FOR PIC24FJ32MC104 DEVICES

TABLE 4-17: CTMU REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1	033A	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	_		—			_	_	_	0000
CTMUCON2	033C	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	_	0000
CTMUICON	033E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	—	_	—	_		—	-		0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: REAL-TIME CLOCK AND CALENDAR (RTCC) REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm	Value Registe	er Window bas	ed on APT	R<1:0>							xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC V	alue Register	Window base	d on RTCF	PTR<1:0>							xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-19: PAD CONFIGURATION REGISTER MAP

File Nan	e Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG	I 02FC	_			_	_	_	_			_	_		_		RTSECSEL	_	0000

TABLE 4-20: COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0650	CMSIDL	_	_	_	_	C3EVT	C2EVT	C1EVT	—	—	—	-	—	C3OUT	C2OUT	C1OUT	0000
CVRCON	0652	-	-	-		-	VREFSEL	BGSEL1	BGSEL1	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0654	CON	COE	CPOL		-	-	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM1MSKSRC	0656	-	-	-		SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM1MSKCON	0658	HLMS	-	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM1FLTR	065A	-	-	-		-	_	_	_	_	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM2CON	065C	CON	COE	CPOL		-	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM2MSKSRC	065E	-	-	-		SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM2MSKCON	0660	HLMS	-	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM2FLTR	0662	-	-	-		-	-	_	_	_	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM3CON	0664	CON	COE	CPOL		-	-	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM3MSKSRC	0666	-	-	-		SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM3MSKCON	0668	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM3FLTR	066A	_	—	—	—	_	_			—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: PERIPHERAL PIN SELECT (PPS) INPUT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	_	_	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	_	_		—		—			1F00
RPINR1	0682	_	_	—	_	_	_	_	_	_	_	_	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	001F
RPINR3	0686			_	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0		_	_	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	1F1F
RPINR4	0688			_	T5CKR4 ⁽¹⁾	T5CKR3 ⁽¹⁾	T5CKR2 ⁽¹⁾	T5CKR1 ⁽¹⁾	T5CKR0 ⁽¹⁾		_	_	T4CKR4 ⁽¹⁾	T4CKR3 ⁽¹⁾	T4CKR2 ⁽¹⁾	T4CKR1 ⁽¹⁾	T4CKR0(1)	1F1F
RPINR7	068E			_	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0		_	_	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	1F1F
RPINR8	0690		_	_	_	_	_	_	—	_		_	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	001F
RPINR11	0696	_	_		_	_	-		—				OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	001F
RPINR18	06A4			_	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0		_	_	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	1F1F
RPINR20	06A8		_	_	SCK1R4 ⁽¹⁾	SCK1R3 ⁽¹⁾	SCK1R2 ⁽¹⁾	SCK1R1 ⁽¹⁾	SCK1R0 ⁽¹⁾	_		_	SDI1R4 ⁽¹⁾	SDI1R3 ⁽¹⁾	SDI1R2 ⁽¹⁾	SDI1R1 ⁽¹⁾	SDI1R0 ⁽¹⁾	1F1F
RPINR21	06AA	_	_	—	—	—	_		—	_		_	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	001F

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are available in PIC24FJ32MC101/102/104 devices only.

© 2011-2014 Microchip Technology Inc.

TABLE 4-22: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24FJXXMC101 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0		—	—			RP1R<4:0>			—	_				RP0R<4:0>			0000
RPOR2	06C4	_	_	_	_	_	_	_	_	_	_	_			RP4R<4:0>			0000
RPOR3	06C6	_	_	_			RP7R<4:0>			_	_	_	_	_	_		_	0000
RPOR4	06C8	_	_	_			RP9R<4:0>			_	_	_			RP8R<4:0>			0000
RPOR6	06CC	_	_	_			RP13R<4:0	>		_	_	_		F	RP12R<4:0>			0000
RPOR7	06CE	-	-	-			RP15R<4:0:	>		-	_			F	RP14R<4:0>			0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-23: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24FJXXMC102 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	_			RP1R<4:0>	>		—	_	_			RP0R<4:0>			0000
RPOR1	06C2	_	_	_			RP3R<4:0>	>		—	_				RP2R<4:0>			0000
RPOR2	06C4	_	_	_			RP5R<4:0>	>		—	_				RP4R<4:0>			0000
RPOR3	06C6	_	_	_			RP7R<4:0>	>		—	_				RP6R<4:0>			0000
RPOR4	06C8		-				RP9R<4:0>	>		—	_				RP8R<4:0>			0000
RPOR5	06CA		-				RP11R<4:0	>		—	_			F	RP10R<4:0>			0000
RPOR6	06CC		-				RP13R<4:0	>		—	_			F	RP12R<4:0>			0000
RPOR7	06CE	_	_	_			RP15R<4:0	>		_	_	_		F	RP14R<4:0>			0000

TABLE	4-24:	PERIF	HERA	L PIN S	ELECI	OUTPU	T REGIS	IER MA	P FOR I	IC24F	J32IVIC1	04 DEV	/ICES					
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	—	—	—			RP1R<4:0>	`		—	—	_			RP0R<4:0>			0000
RPOR1	06C2	_	_	_			RP3R<4:0>	•		_	_	_			RP2R<4:0>			0000
RPOR2	06C4	_	_	_			RP5R<4:0>	`		_	_	_			RP4R<4:0>			0000
RPOR3	06C6	_	—	_			RP7R<4:0>	•		_	—	—			RP6R<4:0>			0000
RPOR4	06C8	_	_	_			RP9R<4:0>	`		_	_	_			RP8R<4:0>			0000
RPOR5	06CA	_	—	_			RP11R<4:0	>		_	—	—		F	RP10R<4:0>			0000
RPOR6	06CC	_	_	_			RP13R<4:0	>		_	—	_		F	RP12R<4:0>			0000
RPOR7	06CE	_	_	_			RP15R<4:0	>		_	—	_		F	RP14R<4:0>			0000
RPOR8	06D0	_	_	_			RP17R<4:0	>		_	—	_		F	RP16R<4:0>			0000
RPOR9	06D2	_	_	_			RP19R<4:0	>		_	—	_		F	RP18R<4:0>			0000
RPOR10	06D4	_	_	_			RP21R<4:0	>		_	—	_		F	RP20R<4:0>			0000
RPOR11	06D6	_	_	_			RP23R<4:0	>		_	—	_		F	RP22R<4:0>			0000
RPOR12	06D8	_	_	_			RP25R<4:0	>		_	_	_		F	RP24R<4:0>			0000

TABLE 4-24: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24FJ32MC104 DEVICES

TABLE 4-25: PORTA REGISTER MAP FOR PIC24FJ16MC101/102 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	—	—	—	_	_	_	—	_	_	—	_			001F			
PORTA	02C2	_	_	_	_	_	-	—	_	_	_	_			xxxx			
LATA	02C4	_	_	_	_	_	-	—	_	_	_	_			xxxx			
ODCA	02C6	_	_	-	_	_	—		_	_	_	_	C	_	0000			

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-26: PORTA REGISTER MAP FOR PIC24FJ32MC101/102 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	_	_	_	—	_	_		—		_	_	TRISA<4:0>					001F
PORTA	02C2	_	_	_	_	_	-	_	_	_	_	_	RA<4:0>					xxxx
LATA	02C4	_	_	_	_	_	-	_	_	_	_	_			xxxx			
ODCA	02C6	_	_	_	_	_	-	_	_	_	_	_	_	ODCA	A<3:2>	_	_	0000

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-27: PORTA REGISTER MAP FOR PIC24FJ32MC104 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	—	_	—	—	—	TRISA<10:7>					_			TRISA<4:0>			001F
PORTA	02C2		_	_	_	_	TRISA<10:7> RA<10:7>					_			RA<4:0>			xxxx
LATA	02C4		_	_	_	_	LATA<10:7>					_			LATA<4:0>			xxxx
ODCA	02C6	_		—	—	_	LATA<10:7> ODCA<10:7>					_	_	ODCA	A<3:2>			0000

TABLE 4-28: PORTB REGISTER MAP FOR PIC24FJ16MC101 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8		TRISB	<15:12>		—			TRISB<9:7	>			TRISB4			TRISE	8<1:0>	F393
PORTB	02CA		RB<1	5:12>		_	_		RB<9:7>		_	_	RB4	_	_	RB<	1:0>	xxxx
LATB	02CC		LATB<	15:12>		_	_		LATB<9:7>	•	_	_	LATB4	_	_	LATB	<1:0>	xxxx
ODCB	02CE		ODCB<	:15:12>		_			ODCB<9:7	>		_	ODCB4	_	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-29: PORTB REGISTER MAP FOR PIC24FJ32MC101 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8		TRISB	<15:12>		—		-	TRISB<9:7	>			TRISB4			TRISE	3<1:0>	F393
PORTB	02CA		RB<1	5:12>		_	_		RB<9:7>		_	_	RB4	_	_	RB<	1:0>	xxxx
LATB	02CC		LATB<15:12>			_	_		LATB<9:7>	•	_	_	LATB4	_	_	LATB	<1:0>	xxxx
ODCB	02CE		ODCB<	:15:12>		-	_		ODCB<9:7	>		_	_	_	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PORTB REGISTER MAP FOR PIC24FJ16MC102 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8								TRISB<	15:0>								FFFF
PORTB	02CA								RB<1	5:0>								xxxx
LATB	02CC								LATB<	15:0>								xxxx
ODCB	02CE						ODCB<	:15:4>						_	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: PORTB REGISTER MAP FOR PIC24FJ32MC102 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8								TRISB<	15:0>								FFFF
PORTB	02CA								RB<1	5:0>								xxxx
LATB	02CC								LATB<	5:0>								xxxx
ODCB	02CE					0	DCB<15:5>						_	_	_	_	_	0000

TABLE 4-32: PORTB REGISTER MAP FOR PIC24FJ32MC104 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8		TRISB<15:0>															FFFF
PORTB	02CA								RB<1	5:0>								xxxx
LATB	02CC								LATB<	15:0>								xxxx
ODCB	02CE					0	DCB<15:5>							_	_	_		0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-33: PORTC REGISTER MAP FOR PIC24FJ32MC104 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D8	_	_	_	_	_	_	- TRISC<9:0> F1						FFFF				
PORTC	02DA	_	_	_	_	_	_					RC<	9:0>					xxxx
LATC	02DC	_	_	_	_	_	_					LATC	<9:0>					xxxx
ODCC	02DE	_	_	_	_	_	_		ODC	C<9:6>		_	_	_	_	_	_	0000

TABLE 4-34: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	_	_	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	xxxx(1)
OSCCON	0742	—	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	LPOSCEN	OSWEN	0300 (2)
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	_	_	—	_	—	_	_	_	3040
OSCTUN	0748		_	_	_	_	—	—	—	_	_			TUN	<5:0>			0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the FOSC Configuration bits and by the type of Reset.

TABLE 4-35: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR		_	_	_	_	_	ERASE	—	_	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 (1)
NVMKEY	0766	_	_	_	_	_	_	_	_				NVMKI	EY<7:0>				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-36: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD ⁽¹⁾	T4MD ⁽¹⁾	T3MD	T2MD	T1MD		PWM1MD		I2C1MD		U1MD		SPI1MD	_		AD1MD	0000
PMD2	0772	-			_	_	IC3MD	IC2MD	IC1MD	_	_	_	_	_	_	OC2MD	OC1MD	0000
PMD3	0774	-			_	_	CMPMD	RTCCMD	_	_	_	_	_	_	_	_	_	0000
PMD4	0776	_	_	_	_	_		_	_			—	-	_	CTMUMD		—	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are available in PIC24FJ32MC101/102/104 devices only.

4.2.5 SOFTWARE STACK

In addition to its use as a Working register, the W15 register in the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices is also used as a Software Stack Pointer (SSP). The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing						
	concatenates the SRL register to the MSb						
	of the PC prior to the push.						


The Stack Pointer Limit (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. However, the stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x0C00 in RAM, initialize the SPLIM with the value 0x0BFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the SFR space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.2.6 DATA RAM PROTECTION FEATURE

The PIC24FXXXX product family supports data RAM protection features that enable segments of RAM to be protected when used in conjunction with boot and secure code segment security. BSRAM (Secure RAM Segment for Boot Segment) is accessible only from the boot segment Flash code, when enabled. SSRAM (Secure RAM Segment for Secure Segment) is accessible only from the secure segment Flash code, when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-37 form the basis of the addressing modes that are optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those provided in other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all of the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-37: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE INSTRUCTIONS

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the		
	addr	addressing modes given above. Individual						
	instru	instructions may support different subsets						
	of the	ese a	addressing mo	odes.				

4.3.4 OTHER INSTRUCTIONS

In addition to the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD ACC, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Interfacing Program and Data Memory Spaces

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 family architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes, or words, anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for lookups from a large table of static data. The application can only access the lsw of the program word.

4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the MSb of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area. Table 4-38 and Figure 4-7 show how the program EA is created for table operations and remapping accesses from the data EA.

TABLE 4-38: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address						
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0 PC<			PC<22:1>			
(Code Execution)			x xxxx xxx0					
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>			
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx						
	Configuration	TBLPAG<7:0>		Data EA<15:0>				
		1xxx xxxx xxxx xxxx xxxx xxxx						
Program Space Visibility	User	0 PSVPAG<7		7:0> Data EA<14:0> ⁽¹⁾				
(Block Remap/Read)		0	XXXX XXXX	2	xxx xxxx xxxx xxxx			

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

FIGURE 4-7: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



2: Table operations are not required to be word-aligned. Table Read operations are permitted in the configuration memory space.

4.4.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).
 - In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page (TBLPAG) register. TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-8: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL and TBLRDH).

Program space access through the data space occurs if the MSb of the data space EA is '1' and Program Space Visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 0x8000 and higher, maps directly into a corresponding program memory address (see Figure 4-9), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during Table Reads/Writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV. D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data, to execute in a single cycle.

FIGURE 4-9: PROGRAM SPACE VISIBILITY OPERATION



© 2011-2014 Microchip Technology Inc.

NOTES:

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Program Memory" (DS39715) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows users to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data in a single program memory word and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes).


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





5.2 RTSP Operation

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 family Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions); and to program one word. Table 26-12 shows typical erase and programming times. The 8-row erase pages are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the operation is finished.

The programming time depends on the FRC accuracy (see Table 26-18) and the value of the FRC Oscillator Tuning register (see Register 8-3). Use the following formula to calculate the minimum and maximum values for the Word Write Time and Page Erase Time (see Table 26-12).

EQUATION 5-1: PROGRAMMING TIME

$$\frac{T}{7.37 \text{ MHz} \times (FRC \text{ Accuracy})\% \times (FRC \text{ Tuning})\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 2\%$. If the TUN<5:0> bits (see Register 8-3) are set to `b000000, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM ROW WRITE TIME

 $T_{RW} = \frac{355 \ Cycles}{7.37 \ MHz \times (1 + 0.02) \times (1 - 0.00375)} = 47.4 \mu s$

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{355 \ Cycles}{7.37 \ MHz \times (1 - 0.02) \times (1 - 0.00375)} = 49.3 \mu s$$

Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one word (24 bits) of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired address of the location the user wants to change.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

Note:	Performing a page erase operation on the							
	last page of program memory will clear the							
	Flash Configuration Words, thereby							
	enabling code protection as a result.							
	Therefore, users should avoid performing							
	page erase operations on the last page of							
	program memory.							

Refer to "**Program Memory**" (DS39715) in the "*dsPIC33/PIC24 Family Reference Manual*" for details and codes examples on programming using RTSP.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3** "**Programming Operations**" for further details.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

REGISTER 5	-1: NVMCO	N: FLASH N	MEMORY (CONTROL RE	GISTER		
R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
	ERASE			NVMOP3 ⁽²⁾	NVMOP2 ⁽²⁾	NVMOP1 ⁽²⁾	NVMOP0 ⁽²⁾
bit 7							bit C
Legend:		SO = Settab	le Only bit				
R = Readable	bit	W = Writable	e bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15	WR: Write Con						
	cleared by	hardware ond	e the opera	or erase operation tion is complete lete and inactive		on is self-timed	l and the bit is
bit 14	WREN: Write E	Enable bit ⁽¹⁾					
	1 = Enables Fl 0 = Inhibits Fla						
bit 13	WRERR: Write	Sequence Er	ror Flag bit ^{(*}	1)			
	on any set	attempt of the	WR bit)	nce attempt, or te		ccurred (bit is se	et automatically
bit 12-7	Unimplemente	-		ipieted normally			
bit 6	ERASE: Erase						
	1 = Performs t	he erase oper	ation specifi	ied by NVMOP< cified by NVMO			
bit 5-4	Unimplemente		-	,			
bit 3-0	NVMOP<3:0>:			ts ^(1,2)			
	If ERASE = 1:						
	1111 = No ope 1101 = Erase (ont				
	1100 = No ope	•					
	0011 = No ope	eration					
	0010 = Memor		operation				
	0001 = No ope 0000 = No ope						
	If ERASE = 0 :						
	1111 = No ope	eration					
	1101 = No ope						
	1100 = No ope		m operation				
	0011 = Memor 0010 = No ope		m operation				
	0001 = No ope						
	0000 = No ope						

Note 1: These bits can only be reset on a Power-on Reset (POR).

2: All other combinations of NVMOP<3:0> are unimplemented.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

REGISTER 5-2:	IN V IVI	KET: NONVOLA		NORTNETRE	GISIER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMK	EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable b	it	U = Unimpleme	ented bit, rea	ad as '0'	
-n = Value at PO	२	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkr	nown

REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** NVM Key Register bits (write-only)

6.0 RESETS

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (DS39712) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset

- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset:
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this data sheet for register Reset states.


All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

All bits that are set, with the exception of the POR bit (RCON<0>), are cleared during a POR event. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM



R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	—	_	—		СМ	VREGS
bit 15						·	bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7	5000	SWDIEN	WDTO	JLLI	IDEE	BOIN	bit
Legend:							
R = Readable		W = Writable I	oit	-	nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15	TRAPR: Trap	o Reset Flag bit					
		onflict Reset ha					
		onflict Reset ha					
bit 14		egal Opcode or			-		
		al opcode detec		gal address mo	ode or Uninitia	lized W registe	er used as a
		Pointer caused I opcode or Unit		Register Reset I	has not occurre	he	
bit 13-10	•	nted: Read as '(
bit 9	-	ration Mismatch					
Dit 3	•	uration Mismatch	•	occurred			
		uration Mismatc					
bit 8	•	age Regulator S					
		egulator is activ	-	-			
	0 = Voltage r	egulator goes in	to Stand-by	mode during Sle	еер		
bit 7	EXTR: Extern	nal Reset (MCL	R) Pin bit				
		Clear (pin) Res Clear (pin) Res					
bit 6	SWR: Softwa	are Reset (Instru	iction) Flag b	it			
		instruction has instruction has					
bit 5	SWDTEN: So	oftware Enable/	Disable of W	DT bit ⁽²⁾			
	1 = WDT is e	nabled					
	0 = WDT is d	lisabled					
bit 4	WDTO: Watc	hdog Timer Tim	e-out Flag bi	it			
		e-out has occuri e-out has not oc					
bit 3	SLEEP: Wak	e-up from Sleep	Flag bit				
		as been in Slee <mark>j</mark> as not been in S					
bit 2	IDLE: Wake-	up from Idle Fla	g bit				
		as been in Idle r					
	0 = Device ha	as not been in lo	dle mode				
	l of the Reset sta use a device Re		set or cleare	d in software. S	etting one of th	nese bits in soft	ware does no
50							

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 BOR: Brown-out Reset Flag bit
 - 1 = A Brown-out Reset has occurred
 - 0 = A Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

6.1 System Reset

The PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 family of devices has two types of Reset:

- Cold Reset
- Warm Reset

A Cold Reset is the result of a POR or a BOR. On a Cold Reset, the FNOSCx Configuration bits in the FOSC Configuration register select the device clock source.

A Warm Reset is the result of all other Reset sources, including the RESET instruction. On a Warm Reset, the device will continue to operate from the current clock source, as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is shown in Figure 6-2.

Oscillator Mode	Oscillator Start-up Delay	Oscillator Start-up Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd ⁽¹⁾	_		Toscd ⁽¹⁾
FRCPLL	Toscd ⁽¹⁾	_	Tlock ⁽³⁾	Toscd + Tlock ^(1,3)
MS	Toscd ⁽¹⁾	Tost ⁽²⁾	—	Toscd + Tost ^(1,2)
HS	Toscd ⁽¹⁾	Tost ⁽²⁾	—	Toscd + Tost ^(1,2)
EC	—	_	—	—
MSPLL	Toscd ⁽¹⁾	Tost ⁽²⁾	Tlock ⁽³⁾	TOSCD + TOST + TLOCK ^(1,2,3)
ECPLL	_	_	Tlock ⁽³⁾	Tlock ⁽³⁾
SOSC	Toscd ⁽¹⁾	Tost ⁽²⁾	—	Toscd + Tost ^(1,2)
LPRC	Toscd ⁽¹⁾	_	—	Toscd ⁽¹⁾

Note 1: ToscD = Oscillator Start-up Delay (1.1 μs max. for FRC, 70 μs max. for LPRC). Crystal oscillator start-up times vary with crystal characteristics, load capacitance, etc.


2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock periods). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL Lock Time (1.5 ms nominal) if PLL is enabled.

TABLE 6-1:OSCILLATOR DELAY

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104





- 2. BOR: The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.
- 3. **PWRT:** The Power-up Timer (PWRT) continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay, TPWRT, ensures that the <u>system power</u> supplies have stabilized at the appropriate level for full-speed operation. After the delay, TPWRT, has elapsed, the <u>SYSRST</u> becomes inactive, which in turn, enables the selected oscillator to start generating clock cycles.
- 4. Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 8.0 "Oscillator Configuration" for more information.
- 5. When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
- 6. The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay, TFSCM, has elapsed.

TABLE 6-2: OS	CILLATOR P	PARAMETERS
---------------	------------	------------

Symbol	Parameter	Value
VPOR	POR Threshold	1.8V nominal
TPOR	POR Extension Time	30 µs maximum
VBOR	BOR Threshold	2.5V nominal
TBOR	BOR Extension Time	100 µs maximum
TPWRT	Power-up Timer Delay	64 ms nominal
TFSCM	Fail-Safe Clock Monitor Delay	900 μs maximum

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges; otherwise, the device may not function correctly. The user application must ensure that the delay between the time power is first applied and the time SYSRST becomes inactive, is long enough to get all operating parameters within specification.

6.2 Power-on Reset (POR)

A POR circuit ensures the device is reset from poweron. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed. The delay, TPOR, ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 26.0 "Electrical Characteristics"** for details.

The POR status bit (POR) in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

6.3 BOR and Power-up Timer (PWRT)

The on-chip regulator has a BOR circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses the VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.

The BOR status bit (BOR) in the Reset Control register (RCON<1>) is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

Refer to **Section 23.0 "Special Features**" for further details.

Figure 6-3 shows the typical brown-out scenarios. The Reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point.




FIGURE 6-3: BROWN-OUT SITUATIONS

6.4 External Reset (EXTR)

The External Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt Trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 26.0 "Electrical Characteristics"** for minimum pulse width specifications. The External Reset (MCLR) Pin bit (EXTR) in the Reset Control register (RCON) is set to indicate the MCLR Reset.

6.4.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate Reset signals to reset multiple devices in the system. This External Reset signal can be directly connected to the MCLR pin to reset the device when the rest of system is reset.

6.4.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the External Reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The External Reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.5 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle and the Reset vector fetch will commence.

The Software Reset (instruction) Flag bit (SWR) in the Reset Control register (RCON<6>) is set to indicate the Software Reset.

6.6 Watchdog Timer Time-out Reset (WDTO)

Whenever a Watchdog Timer Time-out Reset occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Timer Reset. Refer to **Section 23.4 "Watchdog Timer (WDT)**" for more information on the Watchdog Timer Reset.

6.7 Trap Conflict Reset

If a lower priority hard trap occurs while a higher priority trap is being processed, a hard Trap Conflict Reset occurs. The hard traps include exceptions of Priority Level 13 through Priority Level 15, inclusive. The address error (Level 13) and oscillator error (Level 14) traps fall into this category.

The Trap Reset bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller**" for more information on Trap Conflict Resets.

6.8 Configuration Mismatch Reset

To maintain the integrity of the Peripheral Pin Select Control registers, they are constantly monitored with the shadow registers in hardware. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset occurs.

The Configuration Mismatch (CM) flag bit in the Reset Control register (RCON<9>) is set to indicate the Configuration Mismatch Reset. Refer to Section 10.0 "I/O Ports" for more information on the Configuration Mismatch Reset.

Note: The Configuration Mismatch Reset feature and associated Reset flag are not available on all devices.

6.9 Illegal Condition Device Reset

An Illegal Condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The Illegal Opcode or Uninitialized W Access Reset Flag bit (IOPUWR) in the Reset Control register (RCON<14>) is set to indicate the Illegal Condition Device Reset.

6.9.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The Illegal Opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the Illegal Opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 0x3F, which is an illegal opcode value.

6.9.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the Uninitialized W register as an Address Pointer will reset the device. The W register array (with the exception of W15) is cleared during all Resets and is considered uninitialized until written to.

6.9.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a Security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an interrupt or trap vector.

6.10 Using the RCON Status Bits

The user application can read the Reset Control register (RCON) after any device Reset to determine the cause of the Reset.

Note:	The status bits in the RCON register	
	should be cleared after they are read so	
	that the next RCON register value after a	
	device Reset will be meaningful.	

Table 6-3 provides a summary of Reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPWR (RCON<14>)	Illegal opcode or Uninitialized W register access or Security Reset	POR, BOR
CM (RCON<9>)	Configuration Mismatch	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT Time-out	PWRSAV instruction, CLRWDT instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

TABLE 6-3: RESET FLAG BIT OPERATION

Note: All Reset flag bits can be set or cleared by user software.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS39707) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 CPU. It has the following features:

- Up to eight processor exceptions and software traps
- · Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of eight non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices implement up to 26 unique interrupts and 4 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a way to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications to facilitate evaluation of different software algorithms at run time. If the AIVT is not needed, it should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices clear their registers in response to a Reset, forcing the PC to zero. The microcontroller then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 7-1: PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 INTERRUPT VECTOR TABLE




TABLE 7-1	1: INTEF	RUPT VECTORS		
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Capture 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	Reserved
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – Analog-to-Digital Converter 1
22	14	0x000030	0x000130	Reserved
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	CMP – Comparator Interrupt
27	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29-34	21-26	0x00003E-0x000048	0x00013E-0x000148	Reserved
35	27	0x00004A	0x00014A	T4 – Timer4 ⁽¹⁾
36	28	0x00004C	0x00014C	T5 – Timer5 ⁽¹⁾
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38-44	30-36	0x000050-0x00005A	0x000150-0x00015C	Reserved
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46-64	38-56	0x000060-0x000084	0x000160-0x000184	Reserved
65	57	0x000086	0x000186	PWM1 – PWM1 Period Match
66-69	58-61	0x000088-0x00008E	0x000188-0x00018E	Reserved
70	62	0x000090	0x000190	RTCC – Real-Time Clock and Calendar
71	63	0x000092	0x000192	FLTA1 – PWM1 Fault A
72	64	0x000094	0x000194	FLTB1 – PWM1 Fault B ⁽²⁾
73	65	0x000096	0x000196	U1E – UART1 Error
74-84	66-76	0x000098-0x0000AC	0x000198-0x0001AC	Reserved
		0.000045		CTMU – Charge Time Measurement Unit
85	77	0x0000AE	0x0001AE	CTIMO – Charge Time Measurement Onit

Note 1: This interrupt source is available in PIC24FJ32MC101/102/104 devices only.

2: This interrupt vector is not available in PIC24FJ(16/32)MC101 devices.

Vector Number IVT Address		AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1 0x000006		0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	Reserved
6	0x000010	0x000110	Reserved
7	7 0x000012		Reserved

TABLE 7-2: TRAP VECTORS

7.3 Interrupt Control and Status Registers

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices implement a total of 26 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

7.3.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into Vector Number (VECNUM<6:0>) and Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IPx bits in the first positions of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user application can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-28 in the following pages.

REGISTER 7-	-1: SR: C	PU STATUS R	EGISTER)			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	_	—	_		DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	C
bit 7	•			·	•		bit 0
Legend:							
D Doodoblo	h:+		.:.		monted hit read		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
	111 = CPU Interrupt Priority Level is 7 (15), user interrupts are disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)

- 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** For complete register details, see Register 3-1.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

CORCON: CORE CONTROL REGISTER⁽¹⁾ **REGISTER 7-2:**

r							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_				—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—		—	IPL3 ⁽²⁾	PSV	—	_
bit 7							bit 0
Legend: C = Clearable Only bit			Only bit				
R = Readable bit W = Writable bit		bit	-n = Value at POR '1' = Bit is set				
0' = Bit is cleared 'x = Bit is unknown			nown	U = Unimpler	mented bit, read	as '0'	

bit 3

IPL3: CPU Interrupt Priority Level Status bit 3(2)

1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: Core Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

LOIDIEN											
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
NSTDIS	—	—	—	—	—	—	—				
bit 15							bit				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
_		—	MATHERR	ADDRERR	STKERR	OSCFAIL					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable		•	nented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkno	own				
bit 15	NSTDIS: Inte										
	1 = Interrupt r										
bit 14-5	0 = Interrupt r Unimplemen	•									
bit 4	-										
DIL 4		MATHERR: Math Error Status bit									
	 1 = Math error trap has occurred 0 = Math error trap has not occurred 										
bit 3		•	Trap Status bit								
		1 = Address error trap has occurred									
	0 = Address e	error trap has i	not occurred								
bit 2	STKERR: Sta	STKERR: Stack Error Trap Status bit									
	1 = Stack erro										
	0 = Stack erro	or trap has not	occurred								
bit 1			e Trap Status b	it							
	1 = Oscillator	•									
L 'L O		•	is not occurred								
bit 0	Unimplemen	tea: Read as	0								

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0		
ALTIVT	DISI	—	_	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
—		—	—	—	INT2EP	INT1EP	INT0EP		
bit 7							bit (
Legend:									
R = Readable		W = Writable b	bit		mented bit, read				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15		ble Alternate Internate V	•	r Table bit					
		nate Interrupt V dard (default) In		or Table					
bit 14		struction Status	•						
		ruction is active ruction is not ac							
bit 13-3	Unimplemen	ted: Read as '0	,						
bit 2	INT2EP: Exte	NT2EP: External Interrupt 2 Edge Detect Polarity Select bit							
	 1 = Interrupt on negative edge 0 = Interrupt on positive edge 								
	0 = Interrupt of)						
bit 1	•			t Polarity Selec	t bit				
bit 1	INT1EP: Extended at 1 = Interrupt of	on positive edge	Edge Detec	t Polarity Selec	t bit				
bit 1 bit 0	INT1EP: Extend 1 = Interrupt of 0 = Interrupt of	on positive edge ernal Interrupt 1 on negative edg	Edge Detec e e	·					

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

				US REGISTE							
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF				
bit 15							bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INTOIF				
bit 7							bit				
Legend:											
R = Readab		W = Writable		-	nented bit, read						
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15-14	Unimplemen	ted: Read as	0'								
bit 13	AD1IF: ADC1	Conversion C	Complete Inter	rupt Flag Status	s bit						
		equest has or equest has no									
bit 12	-	-	r Interrupt Flag	a Status hit							
511 12		equest has oc		g Olalus bit							
		equest has no									
bit 11	U1RXIF: UAR	RT1 Receiver I	nterrupt Flag S	Status bit							
		equest has oc									
	-	equest has no									
bit 10			ot Flag Status b	oit							
		equest has oc equest has no									
bit 9		-	pt Flag Status	bit							
	1 = Interrupt r	equest has oc	curred								
	0 = Interrupt r	equest has no	t occurred								
bit 8		T3IF: Timer3 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 7	T2IF: Timer2	-									
		equest has oc									
		equest has no									
bit 6	OC2IF: Outpu	OC2IF: Output Compare Channel 2 Interrupt Flag Status bit									
	1 = Interrupt request has occurred										
		equest has no									
bit 5	-	-		Flag Status bit							
		equest has oc equest has no									
bit 4	-	ted: Read as									
bit 3	T1IF: Timer1										
		equest has oc									
		equest has no									
bit 2	OC1IF: Output	ut Compare Ch	annel 1 Interr	upt Flag Status	bit						
	-	equest has oc									
	∩ – Interrupt r	equest has no	t occurred								

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER	7-6: IFS1:	: INTERRUPT	FLAG STAT	US REGISTE	R 1					
U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
—	—	INT2IF	T5IF ⁽¹⁾	T4IF ⁽¹⁾		—	_			
bit 15							bit			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	_	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15-14	Unimpleme	ented: Read as '	0'							
bit 13	INT2IF: Exte	ernal Interrupt 2	Flag Status bi	it						
	1 = Interrup	t request has oc	curred							
	0 = Interrup	t request has no	t occurred							
bit 12	T5IF: Timer	5 Interrupt Flag	Status bit ⁽¹⁾							
	•	t request has oc								
		t request has no								
bit 11		4 Interrupt Flag								
		t request has oc t request has no								
bit 10-5	-	ented: Read as '								
bit 4	-			it						
	INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 3	CNIF: Input	CNIF: Input Change Notification Interrupt Flag Status bit								
	1 = Interrupt request has occurred									
	0 = Interrup	t request has no	t occurred							
bit 2	CMIF: Com	CMIF: Comparator Interrupt Flag Status bit								
	1 = Interrupt request has occurred									
	-	t request has no								
bit 1		C1 Master Even		ag Status bit						
		t request has oc t request has no								
bit 0	-	C1 Slave Events		n Status hit						
		t request has oc		y Status Dit						
		t request has no								
	his hit is availat	-								

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

Note 1: This bit is available in PIC24FJ32MC101/102/104 devices only.

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	IC3IF	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable b		bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			nown	

bit 15-6	Unimplemented: Read as '0'
bit 5	IC3IF: Input Capture Channel 3 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 4-0	Unimplemented: Read as '0'

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	U-0
FLTA1IF	RTCIF	—	—	_	—	PWM1IF	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	FLTA1IF: PWM1 Fault A Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 14	RTCIF: RTCC Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 13-10	Unimplemented: Read as '0'
bit 9	PWM1IF: PWM1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 8-0	Unimplemented: Read as '0'

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	_	CTMUIF	_	_	—		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
		—	—	—	_	U1EIF	FLTB1IF ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readabl	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	כ'				
bit 13	CTMUIF: CTM	MU Interrupt Fla	ag Status bit				
	•	equest has occ					
	-	equest has not					
bit 12-2	Unimplemented: Read as '0'						
bit 1 U1EIF: UART1 Error Interrupt Flag Status			bit				
	1 = Interrupt request has occurred						
	0 = Interrupt request has not occurred						
bit 0	FLTB1IF: PWM1 Fault B Interrupt Flag Status bit ⁽¹⁾						
	1 = Interrupt request has occurred						
	0 = Interrupt request has not occurred						

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

Note 1: This bit is not available in PIC24FJ(16/32)MC101 devices.

REGISTER	7-10: IEC0:	INTERRUPT	ENABLE C	ONTROL REC	GISTER 0					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
bit 15							bit			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	0-0	T1IE	OC1IE	IC1IE	INTOIE			
bit 7	UUZIL	IOZIL		1.112	OUTIL	ICTIL	bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-14	-	ted: Read as '								
bit 13			-	rupt Enable bit						
		request is enat request is not e								
oit 12	•	•		able bit						
		U1TXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request is enabled								
	0 = Interrupt r	request is not e	enabled							
		RT1 Receiver I	•	le bit						
		request is enab								
oit 10	0 = Interrupt request is not enabled SPI1IE: SPI1 Event Interrupt Enable bit									
		1 = Interrupt request is enabled								
		request is not e								
bit 9		1 Error Interru								
		request is enat request is not e								
bit 8	-	Interrupt Enab								
		request is enab								
		request is not e								
oit 7	T2IE: Timer2	Interrupt Enab	le bit							
	•	request is enab								
bit 6	•	request is not e		unt Enchlo hit						
	-	ut Compare Ch request is enat		טיר בוומטופ טונ						
		request is not e								
bit 5	IC2IE: Input C	Capture Chann	el 2 Interrupt	Enable bit						
		request is enab								
	-	request is not e								
bit 4	-	ted: Read as '								
oit 3		Interrupt Enab request is enab								
		request is not e								
bit 2	OC1IE: Outpu	ut Compare Ch	annel 1 Interr	upt Enable bit						
		request is enab								
	0 = Interrupt r	request is not e	enabled							

DECISTED 7-10-IECO INTERRIET ENABLE CONTROL REGISTER O

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled

bit 0

- INTOIE: External Interrupt 0 Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled

REGISTER	7-11: IEC1:	INTERRUPT	ENABLE C	ONTROL RE	GISTER 1					
U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
—	—	INT2IE	T5IE ⁽¹⁾	T4IE ⁽¹⁾		—	—			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	—	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	-	mented bit, read	1 as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-14	-	ted: Read as '								
bit 13		nal Interrupt 2								
		request is enab								
hit 10		request is not e								
bit 12 T5IE: Timer5 Interrupt Enable bit ⁽¹⁾										
	 I = Interrupt request is enabled Interrupt request is not enabled 									
bit 11		Interrupt Enab								
		request is enab								
	•	request is not e								
bit 10-5	Unimplemen	ted: Read as '	0'							
bit 4	INT1IE: Exter	nal Interrupt 1	Enable bit							
		request is enab								
	-	request is not e								
bit 3		Change Notifica		Enable bit						
		request is enab request is not e								
bit 2	-	arator Interrupt								
	=	-								
	 I = Interrupt request is enabled 0 = Interrupt request is not enabled 									
bit 1	MI2C1IE: I2C	1 Master Even	ts Interrupt Er	nable bit						
		1 = Interrupt request is enabled								
	0 = Interrupt r	request is not e	enabled							
bit 0		1 Slave Events	-	able bit						
	•	request is enab								
	0 = Interrupt r	request is not e	enabled							
Note 1: T	his bit is available	e in PIC24FJ32	MC101/102/1	04 devices on	ly.					

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	IC3IE	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown			nown				

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

bit 15-6	Unimplemented: Read as '0'
bit 5	IC3IE: Input Capture Channel 3 Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 4-0	Unimplemented: Read as '0'

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	U-0
FLTA1IE	RTCIE	—	—	—	—	PWM1IE	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	FLTA1IE: PWM1 Fault A Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 14	RTCIE: RTCC Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 13-10	Unimplemented: Read as '0'
bit 9	PWM1IE: PWM1 Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 8-0	Unimplemented: Read as '0'

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	—	CTMUIE	_	_	—	_	—
bit 15	·						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_		<u> </u>	_			U1EIE	FLTB1IE ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown
bit 15-14	Unimplemen	ted: Read as ')'				
bit 13	CTMUIE: CT	MU Interrupt Er	nable bit				
		request is enab					
	0 = Interrupt i	request is not e	nabled				
bit 12-2	Unimplemen	ted: Read as ')'				
bit 1	U1EIE: UART	1 Error Interru	ot Enable bit				
		request is enab					
	=	request is not e					
bit 0	FLTB1IE: PW	/M1 Fault B Inte	errupt Enable	e bit ⁽¹⁾			
		request is enab					
	0 _ Interrupt i	request is not e	nahlad				

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

Note 1: This bit is not available in PIC24FJ(16/32)MC101 devices.

REGISTER	7-15: IPC0:	INTERRUPT	PRIORITY C	CONTROL R	EGISTER 0							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0					
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	IC1IP2	IC1IP1	IC1IP0		INT0IP2	INT0IP1	INTOIPO					
bit 7							bit (
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
	<u> </u>						-					
bit 15	Unimpleme	nted: Read as '	0'									
bit 14-12	-	Fimer1 Interrupt										
		ipt is Priority 7 (,	v interrunt)								
	•			y monuply								
	•											
	• 001 = Interrupt is Priority 1											
		ipt is Priority 1 ipt source is dis	ablad									
bit 11		nted: Read as '										
bit 10-8	-	: Output Compa		Interrunt Drier	ity hito							
DIL TU-0		pt is Priority 7 (•	ILY DIIS							
	•	ipt is r nonty r	(ingriest priorit	y interrupt)								
	•											
	•											
		ipt is Priority 1 ipt source is dis	ablad									
bit 7		nted: Read as '										
	=	Input Capture (rrupt Drigrity b	ite							
bit 6-4		input Capture (ipt is Priority 7 (JIIS							
	•	ipt is Fliolity 7 (Ingriest priorit	y interrupt)								
	•											
	•											
		pt is Priority 1	ablad									
h it 0		ipt source is dis										
bit 3	-	nted: Read as '		L : (_								
bit 2-0		: External Inter										
		pt is Priority 7 (ingnest priorit	y menupt)								
	•											
	•											
		pt is Priority 1	ablad									
	000 = Interru	pt source is dis	adled									

DECISTED 7 15.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
	IC2IP2	IC2IP1	IC2IP0		<u> </u>		<u> </u>				
bit 7	102112	10211 1	10211 0				l bit (
Legend: R = Readab	la hit	W = Writable	hit	II – Unimplo	mented bit, read	1 00 '0'					
				0 = Onimple 0' = Bit is cle							
-n = Value a	TPOR	'1' = Bit is set	[$0^{\circ} = Bit is cle$	eared	x = Bit is unkr	nown				
bit 15	Unimpleme	nted: Read as '	0'								
bit 14-12	Unimplemented: Read as '0' T2IP<2:0>: Timer2 Interrupt Priority bits										
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	• 001 = Interrupt is Priority 1										
		upt source is dis	abled								
bit 11		nted: Read as '									
bit 10-8	OC2IP<2:0>	: Output Comp	are Channel 2	2 Interrupt Prior	rity bits						
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	001 = Interru	upt is Priority 1									
	000 = Interru	upt source is dis	abled								
bit 7	Unimplemented: Read as '0'										
bit 6-4	IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits										
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	-										
	•										
		upt is Priority 1									
		upt is Priority 1 upt source is dis	sabled								

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

11.0		DAVA	DAVO								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0				
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	SPI1EIP2	SPI1EIP1	SPI1EIP0	_	T3IP2	T3IP1	T3IP0				
bit 7	·	•	•				bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14-12	-	-: UART1 Rece		Priority bits							
		pt is Priority 7 (•	•							
	•	. , , ,	0	, ,							
	•										
	• 001 = Interrupt is Priority 1										
		pt is Phonity 1 pt source is dis	abled								
bit 11		ted: Read as '									
bit 10-8	-			/ hits							
	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)										
	•		ingrioot priorit								
	•										
	•	ntin Drianity 1									
	001 = Interru	pt is Priority 1 pt source is dis	ahled								
bit 7		ited: Read as '									
bit 6-4	-			ty bite							
DIL 0-4	SPI1EIP<2:0>: SPI1 Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)										
	•	prist nonty / (ingriest priorit	y menupt)							
	•										
	•										
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled										
L:1 0		-									
bit 3		ted: Read as '									
bit 2-0		imer3 Interrupt	•	(interrupt)							
		pt is Priority 7 (nignest priorit	y interrupt)							
	•										
	•										
	001 = Interru										
	000 = Interru	pt source is dis	abled								

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	n = Value at POR '1' = Bit is s			'0' = Bit is cleared		x = Bit is unknown	
	• • 001 = Interru	pt is Priority 7 (pt is Priority 1 pt source is dis		y interrupt)			
bit 3		nted: Read as '					
bit 2-0	U1TXIP<2:0:	-: UART1 Tran	smitter Interru	pt Priority bits			
	111 = Interru • •	pt is Priority 7 (pt is Priority 1					

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

REGISTER	7-19: IPC4:	INTERRUPT	PRIORITY (CONTROL R	EGISTER 4							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0					
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	MI2C1IP2	MI2C1IP1	MI2C1IP0	—	SI2C1IP2	SI2C1IP1	SI2C1IP0					
bit 7							bit					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
bit 15	Unimplemen	ted: Read as '	0'									
bit 14-12	-	Change Notifica		Priority bits								
		pt is Priority 7 (=	-								
	•		(g	,								
	•											
	• 001 = Interrupt is Priority 1											
		pt is Priority 1 pt source is dis	abled									
bit 11		ited: Read as '										
bit 10-8	-	Comparator Int		hite								
		pt is Priority 7 (
	•	prist nonty /	(ingriest priorit	y menupi)								
	•											
	•											
		pt is Priority 1	ablad									
L:1.7		pt source is dis										
bit 7	-	ted: Read as '										
bit 6-4		>: I2C1 Master			S							
		pt is Priority 7 ((nignest priorit	y interrupt)								
	•											
	•											
		pt is Priority 1										
		pt source is dis										
bit 3	Unimplemented: Read as '0'											
bit 2-0		>: I2C1 Slave I		-								
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)								
	-											
	•											
	•											
		pt is Priority 1 pt source is dis										

PEGISTEP 7-10. IDCA: INTERPLIET PRIORITY CONTROL REGISTER A

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	
bit 15		-					bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	INT1IP2	INT1IP1	INT1IP0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-3	Unimplemented: Read as '0'
bit 2-0	INT1IP<2:0>: External Interrupt 1 Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•

- 001 = Interrupt is Priority 1
- 000 = Interrupt source is disabled

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
0-0				0-0	0-0	0-0	0-0
	T4IP2 ⁽¹⁾	T4IP1 ⁽¹⁾	T4IP0 ⁽¹⁾	—	—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7						•	bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	T4IP<2:0>: ⊺	imer4 Interrupt	Priority bits ⁽¹⁾)			
		ot is Priority 7 (•				
	•	,		, ,			
	•						
	•						

- 001 = Interrupt is Priority 1
- 000 = Interrupt source is disabled
- bit 11-0 Unimplemented: Read as '0'

Note 1: This bit is available in PIC24FJ32MC101/102/104 devices only.

— IN	U-0 —	U-0 —	U-0	U-0	U-0	U-0	U-0			
U-0 F — IN	—	—								
U-0 F — IN					—	— —	—			
— IN							bit			
— IN										
	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
hit 7	T2IP2	INT2IP1	INT2IP0	—	T5IP2 ⁽¹⁾	T5IP1 ⁽¹⁾	T5IP0 ⁽¹⁾			
bit 7							bit (
Legend:										
R = Readable bit		W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-7 Unii	mplement	ed: Read as '	0'							
bit 6-4 INT	INT2IP<2:0>: External Interrupt 2 Priority bits									
111	= Interrup	ot is Priority 7 (highest priorit	y interrupt)						
•										
•										
001	= Interrup	ot is Priority 1								
000	= Interrup	ot source is dis	abled							
bit 3 Unii	mplement	ed: Read as '	0'							
bit 2-0 T5IF	~<2:0>: Ti	mer5 Interrupt	Priority bits ⁽¹⁾)						
111	111 = Interrupt is Priority 7 (highest priority interrupt)									
•	•									
•										
001	= Interrup	ot is Priority 1								
		ot source is dis	abled							
Note 1. This hit is		in PIC24E 132			h .					

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

Note 1: This bit is available in PIC24FJ32MC101/102/104 devices only.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	IC3IP2	IC3IP1	IC3IP0	—	—	—	—
bit 7							bit 0
Legend:							

REGISTER 7-23: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	IC3IP<2:0>: External Interrupt 3 Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

REGISTER 7-24: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	PWM1IP2	PWM1IP1	PWM1IP0	_	—	—	—
bit 7							bit 0
Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 15-7	Unimplemented: Read as '0'
bit 6-4	PWM1IP<2:0>: PWM1 Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

			-			-				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	FLTA1IP2	FLTA1IP1	FLTA1IP0		RTCIP2	RTCIP1	RTCIP0			
bit 15						-	bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—		_	—	—	—			
bit 7							bit C			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	Unimplemer	ted: Read as '	0'							
bit 14-12	FLTA1IP<2:0	>: PWM1 Faul	t A Interrupt P	riority bits						
	111 = Interru	pt is Priority 7 ((highest priorit	y interrupt)						
	•									
	•									
	001 = Interru	pt is Priority 1								
	000 = Interru	pt source is dis	abled							
bit 11	Unimplemer	nted: Read as '	0'							
bit 10-8		RTCC Interrup								
	111 = Interru	pt is Priority 7	(highest priorit	y interrupt)						
	•									
	•									
		pt is Priority 1								
		pt source is dis								
bit 7-0	Unimplemer	nted: Read as '	0'							

REGISTER 7-25: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
		_		—		_	—				
oit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
—	U1EIP2	U1EIP1	U1EIP0		FLTB1IP2 ⁽¹⁾	FLTB1IP1 ⁽¹⁾	FLTB1IP0 ⁽¹⁾				
oit 7							bit C				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15-7	Unimplemen	ted: Read as '	0'								
bit 6-4		UART1 Error I	•	•							
	111 = Interrup	ot is Priority 7 (highest priorit	y interrupt)							
	•										
	•										
		•									
	•										
	• 001 = Interrup 000 = Interrup		abled								
bit 3	000 = Interrup	ot source is dis									
bit 3 bit 2-0	000 = Interrup Unimplemen	ot source is dis ted: Read as '	0'	priority bits(1)							
	000 = Interrup Unimplemen FLTB1IP<2:0	ot source is dis ted: Read as ' >: PWM1 Faul	^{0'} t B Interrupt F	•							
	000 = Interrup Unimplemen FLTB1IP<2:0	ot source is dis ted: Read as '	^{0'} t B Interrupt F	•							
	000 = Interrup Unimplemen FLTB1IP<2:0	ot source is dis ted: Read as ' >: PWM1 Faul	^{0'} t B Interrupt F	•							
	000 = Interrup Unimplemen FLTB1IP<2:0	ot source is dis ted: Read as ' >: PWM1 Faul	^{0'} t B Interrupt F	•							
bit 3 bit 2-0	000 = Interrup Unimplemen FLTB1IP<2:0	ot source is dis ted: Read as ' >: PWM1 Faul ot is Priority 7 (^{0'} t B Interrupt F	•							

REGISTER 7-26: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	CTMUIP2	CTMUIP1	CTMUIP0	—			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-4	CTMUIP<2:0	CTMU Interr	upt Priority bit	S			
	111 = Interrup	ot is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	•						
	001 = Interrupt is Priority 1						
	000 = Interrupt source is disabled						
bit 3-0	-	ot source is dis ted: Read as 'i					

REGISTER 7-27: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

REGISTER	<i>i-20.</i> INTT			NOL AND SI	ATUS KLOK			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	
_	—	_	—	ILR3	ILR2	ILR1	ILR0	
bit 15							bit	
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
—	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit$		x = Bit is unkn	t is unknown	
bit 15-12	Unimplemen	ted: Read as '	0'					
bit 11-8	ILR<3:0>: Ne	w CPU Interru	pt Priority Lev	el bits				
	1111 = CPU	Interrupt Priorit	y Level is 15					

REGISTER 7-28: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0

VECNUM<6:0>: Vector Number of Pending Interrupt bits 0111111 = Interrupt vector pending is Number 135

0000001 = Interrupt vector pending is Number 9 0000000 = Interrupt vector pending is Number 8

Unimplemented: Read as '0'

bit 7

bit 6-0

© 2011-2014 Microchip Technology Inc.

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- 2. Select the user-assigned priority level for the interrupt source by writing the control bits into the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to Interrupt Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, E0h, with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(Level 8-Level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Interrupt Priority Levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.


8.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator" (DS39700) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 family oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip, 4x Phase Lock Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection

A simplified diagram of the oscillator system is shown in Figure 8-1.



The term, FP, refers to the clock source for all peripherals, while FCY refers to the clock source for the CPU. Throughout this document, FP and FCY are used interchangeably, except in the case of Doze mode. FP and FCY are different when Doze mode is used with a doze ratio of 1:2 or lower.

8.1 CPU Clocking System

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices provide seven system clock options:

- Fast RC Oscillator (FRC)
- FRC Oscillator with 4x PLL
- Primary Oscillator (MS, HS or EC)
- Primary Oscillator with 4x PLL
- Secondary Oscillator (LP)
- Low-Power RC Oscillator (LPRC)
- FRC Oscillator with Postscaler

8.1.1 SYSTEM CLOCK SOURCES

8.1.1.1 Fast RC

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The FRC frequency depends on the FRC accuracy (see Table 26-18) and the value of the FRC Oscillator Tuning register (see Register 8-3).

8.1.1.2 Primary

The primary oscillator can use one of the following as its clock source:

- MS (Crystal): Crystals and ceramic resonators in the range of 4 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 32 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

8.1.1.3 Secondary

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

8.1.1.4 Low-Power RC

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

8.1.1.5 PLL

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip, 4x Phase Lock Loop (PLL) to provide faster output frequencies for device operation. PLL configuration is described in Section 8.1.3 "PLL Configuration".

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 23.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>) and the Primary Oscillator Mode Select Configuration bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device and speeds up to 40 MHz are supported by the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 8-1: DEVICE OPERATING FREQUENCY

 $FCY = \frac{FOSC}{2}$

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip, 4x PLL to obtain higher speeds of operation.

For example, suppose a 8 MHz crystal is being used with the selected oscillator mode of MS with PLL. This provides a Fosc of 8 MHz * 4 = 32 MHz. The resultant device operating speed is 32/2 = 16 MIPS.

EQUATION 8-2: MS WITH PLL MODE EXAMPLE

$$FCY = \frac{FOSC}{2} = \frac{1}{2} (8000000 \cdot 4) = 16 \text{ MIPS}$$

TABLE 0-1. CONTIGURATION BIT VALUES FOR CLOCK SELECTION	TABLE 8-1:	CONFIGURATION BIT VALUES FOR CLOCK SELECTION
---	------------	--

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-n (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	xx	100	1
Primary Oscillator (MS) with PLL (MSPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (MS)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator (FRC) with Divide-by-n and PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y			
	COSC2	COSC1	COSC0	_	NOSC2 ⁽²⁾	NOSC1 ⁽²⁾	NOSC0 ⁽²⁾			
bit 15							bit			
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0			
			0-0		0-0					
CLKLOCK bit 7	IOLOCK	LOCK	—	CF	_	LPOSCEN	OSWEN bit			
Legend:		C = Clearable	e bit	y = Value set	t from Configura	tion bits on PO	R			
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'				
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown		nown				
bit 15	Unimplemen	nted: Read as	0'							
bit 14-12	-	Current Oscill		bits (read-only	/)					
	111 = Fast R	C Oscillator (F	RC) with Divid	le-by-n						
		C Oscillator (F	,	le-by-16						
		ower RC Oscil								
		100 = Secondary Oscillator (SOSC)								
		011 = Primary Oscillator (MS, EC) with PLL 010 = Primary Oscillator (MS, HS, EC)								
		010 = Fairnary Oscillator (MS, HS, EC) 001 = Fast RC Oscillator (FRC) with Divide-by-n and with PLL (FRCPLL)								
	000 = Fast R	C Oscillator (F	RC)	-	·					
bit 11	Unimplemented: Read as '0'									
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽²⁾									
	111 = Fast RC Oscillator (FRC) with Divide-by-n									
	110 = Fast RC Oscillator (FRC) with Divide-by-16									
		101 = Low-Power RC Oscillator (LPRC)								
		100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator (MS, EC) with PLL								
		010 = Primary Oscillator (MS, EC) with FEE								
		001 = Fast RC Oscillator (FRC) with Divide-by-n and PLL (FRCPLL)								
	000 = Fast R	000 = Fast RC Oscillator (FRC)								
bit 7	CLKLOCK: Clock Lock Enable bit									
	If Clock Switching is Enabled and FSCM is Disabled (FCKSM<1:0> (FOSC<7:6>) = 0b01):									
	 1 = Clock switching is disabled, system clock source is locked 0 = Clock switching is enabled, system clock source can be modified by clock switching 									
1.11.0					n be modified b	y clock switchin	g			
bit 6		IOLOCK: Peripheral Pin Select (PPS) Lock bit								
	 1 = Peripheral Pin Select is locked, writes to Peripheral Pin Select registers are not allowed 0 = Peripheral Pin Select is not locked, writes to Peripheral Pin Select registers are allowed 									
bit 5	•	LOCK: PLL Lock Status bit (read-only)								
2.00		s that PLL is in		art-up timer is	satisfied					
					progress or PLL	is disabled				
bit 4	Unimplemen	ted: Read as	0'							
	Vrites to this regis Family Reference I			ce. Refer to " C	Scillator " (DS	39700) in the <i>"d</i>	sPIC33/PIC2			
2: D	virect clock switch his applies to clo	nes between ar	iy primary osci							

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 3	CF: Clock Fail Detect bit (read/clear by application) 1 = FSCM has detected clock failure 0 = FSCM has not detected clock failure				
bit 2	Unimplemented: Read as '0'				
bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit				
	 1 = Enables Secondary Oscillator 0 = Disables Secondary Oscillator 				
bit 0	OSWEN: Oscillator Switch Enable bit				

- 1 = Requests oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to "**Oscillator**" (DS39700) in the "*dsPIC33/PIC24 Family Reference Manual*" for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

'-0 R/W-0	R/W-0	R/W-0						
(1,2,3) FRCDIV2	FRCDIV1	FRCDIV0						
		bit						
0-U 0	U-0	U-0						
	—							
		bit						
mplemented bit, read	l as '0'							
is cleared	x = Bit is unk	nown						
 1 = Interrupts will clear the DOZEN bit and the processor clock/peripheral clock ratio is set to 1:1 0 = Interrupts have no effect on the DOZEN bit 								
(2.2)								
DOZE<2:0>: Processor Clock Reduction Select bits ^(2,3)								
111 = Fcy/128								
110 = FCY/64								
101 = Fcy/32 100 = Fcy/16								
011 = FCY/8 (default)								
010 = Fcy/4								
001 = FCY/2								
000 = Fcy/1								
DOZEN: Doze Mode Enable bit ^(1,2,3)								
1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor clocks								
0 = Processor clock/peripheral clock ratio forced to 1:1								
FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits								
111 = FRC divide-by-256 110 = FRC divide-by-64								
110 = FRC divide-by-64 101 = FRC divide-by-32								
101 = FRC divide-by-32 100 = FRC divide-by-16								
011 = FRC divide-by-8								
010 = FRC divide-by-4								
001 = FRC divide-by-2 000 = FRC divide-by-1 (default)								
1	pt occurs.	pt occurs.						

REGISTER 8-2: CLKDIV: CLOCK DIVISOR REGISTER

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

- **2:** If DOZEN = 1, writes to DOZE<2:0> are ignored.
- 3: If DOZE<2:0> = 000, the DOZEN bit cannot be set by the user; writes are ignored.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				TUN	<5:0> ⁽¹⁾		
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 5-0	-0 TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾						
	011111 = Maximum frequency deviation of 1.453% (7.477 MHz) 011110 = Center frequency + 1.406% (7.474 MHz)						
	000001 = Center frequency + 0.047% (7.373 MHz) 000000 = Center frequency (7.37 MHz nominal)						
		nter frequency	– 0.047% (7.3	367 MHz)			
	 100001 = Center frequency – 1.453% (7.263 MHz) 100000 = Minimum frequency deviation of -1.5% (7.259 MHz)						

REGISTER 8-3: OSCTUN: FRC OSCILLATOR TUNING REGISTER

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step-size is an approximation and is neither characterized nor tested.

8.2 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (MS, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

8.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 23.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSCx status bits with the new value of the NOSCx control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
 - **3:** Refer to "**Oscillator**" (DS39700) in the *"dsPIC33/PIC24 Family Reference Manual*" for details.

8.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a Warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

9.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **"Watchdog Timer** (WDT)" (DS39697) and **"Power-Saving** Features" (DS39698) in the *"dsPIC33/ PIC24 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices can manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing

a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0 "Oscillator Configuration"**.

9.2 Instruction-Based Power-Saving Modes

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate. This includes items such as the Input Change Notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled

The device will wake-up from Sleep mode on any of the these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode

9.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions
- The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER-SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this may not be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the UART module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the UART module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMDx) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMDx control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMDx register is cleared and the peripheral is supported by the specific PIC24FXXXX variant. If the peripheral is present in the device, it is enabled in the PMDx register by default.

Note: If a PMDx bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMDx bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

REGISTER				E DISABLE C			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
T5MD ⁽¹⁾	T4MD ⁽¹⁾	T3MD	T2MD	T1MD	—	PWM1MD	
bit 15							bit 8
R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	_	U1MD	_	SPI1MD	_	_	AD1MD ⁽²⁾
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit re	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
							lowin
bit 15	T5MD: Timer	5 Module Disa	ble bit ⁽¹⁾				
		odule is disabl					
		odule is enable					
bit 14		4 Module Disa					
		odule is disabl					
bit 13		3 Module Disa					
bit 15		odule is disabl					
		odule is enable					
bit 12		2 Module Disa					
	1 = Timer2 module is disabled 0 = Timer2 module is enabled						
bit 11	T1MD: Timer	1 Module Disa	ble bit				
		odule is disabl odule is enable					
bit 10		ted: Read as '					
bit 9	-	WM1 Module [
		odule is disable					
		odule is enable					
bit 8	Unimplemen	ted: Read as '	0'				
bit 7	12C1MD: 12C	1 Module Disa	ble bit				
		lule is disabled lule is enabled					
bit 6		ited: Read as '					
bit 5	-	1 Module Disa					
Sit 0		nodule is disab					
	-	nodule is enabl					
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	SPI1MD: SPI1 Module Disable bit						
		dule is disabled dule is enabled					
bit 2-1		ited: Read as '					
bit 0	-	C1 Module Disa					
		dule is disable					
		dule is enable					
Note 1: ⊤	his bit is availab	le in PIC24FJ3	32MC101/102/	104 devices onl	у.		

PMP4, DEDIDUEDAL MODULE DIGADLE CONTROL DECICTEDA

2: PCFGx bits have no effect if the ADC module is disabled by setting this bit. When the bit is set, all port pins that have been multiplexed with ANx will be in Digital mode.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
					IC3MD	IC2MD	IC1MD
bit 15					ICONID	IOZIND	bit
							bit
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_						OC2MD	OC1MD
bit 7		•			•		bit
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15-11	Unimplemer	ted: Read as '	0'				
bit 10	IC3MD: Input	t Capture 3 Mo	dule Disable bi	t			
	1 = Input Capture 3 module is disabled						
		0 = Input Capture 3 module is enabled					
bit 9		Capture 2 Mo		t			
		oture 2 module					
bit 8	0 = Input Capture 2 module is enabled						
	IC1MD: Input Capture 1 Module Disable bit						
	 1 = Input Capture 1 module is disabled 0 = Input Capture 1 module is enabled 						
bit 7-2		ted: Read as '					
bit 1	OC2MD: Output Compare 2 Module Disable bit						
	1 = Output Compare 2 module is disabled						
		ompare 2 modu					
bit 0	OC1MD: Out	put Compare 1	Module Disabl	e bit			
		ompare 1 modu					
	0 = Output C	ompore 1 medu	امما طمعتم مأتمار				

REGISTER 9-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
	—	—	—	—	CMPMD	RTCCMD	—
bit 15				- -			bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-11	Unimplemen	ted: Read as '	כי				
bit 10	CMPMD: Cor	nparator Modul	e Disable bit				

REGISTER 9-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

bit 10	CMPMD: Comparator Module Disable b
	 1 = Comparator module is disabled 0 = Comparator module is enabled
bit 9	RTCCMD: RTCC Module Disable bit
	1 = RTCC module is disabled
	0 = RTCC module is enabled
bit 8-0	Unimplemented: Read as '0'

REGISTER 9-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—
•				·		bit 8
U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
—	_	—	_	CTMUMD	_	_
•	•		•			bit 0
	_				U-0 U-0 U-0 U-0 R/W-0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	CTMUMD: CTMU Module Disable bit
	1 = CTMU module is disabled
	0 = CTMU module is enabled
bit 2-0	Unimplemented: Read as '0'

NOTES:

10.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "I/O Ports with Peripheral Pin Select (PPS)" (DS39711) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are

provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. This means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.

FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "**Pin Diagrams**" section for the available pins and their functionality.

10.2 Configuring Analog Port Pins

The AD1PCFG and TRIS registers control the operation of the Analog-to-Digital port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The AD1PCFGL register has a default value of ' $0 \ge 0000$ '; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORTx register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP. A demonstration is shown in Example 10-1.

10.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 31 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a Change-of-State.

Four control registers are associated with the CNx module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CNx input pins. Setting any of these bits enables a CNx interrupt for the corresponding pins.

Each CNx pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin and eliminate the need for external resistors when pushbutton or keypad devices are connected. The pullups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CNx pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on Input Change Notification pins should always be disabled when the port pin is configured as a digital output.

MOV 0xFF00, W0 MOV W0, TRISBB	; Configure PORTB<15:8> as inputs ; and PORTB<7:0> as outputs	
NOP btss PORTB, #13	; Delay 1 cycle ; Next Instruction	

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

10.4 Peripheral Pin Select (PPS)

Peripheral Pin Select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

10.4.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 16 pins. The number of available pins depends on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn", in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

10.4.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of Special Function Registers: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.


10.4.2.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-10). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

Figure 10-2 Illustrates remappable pin selection for U1RX input.

Note: For input mapping only, the Peripheral Pin Select (PPS) functionality does not have priority over the TRISx settings. Therefore, when configuring the RPx pin for an input, the corresponding bit in the TRISx register must also be configured for an input (i.e., set to '1').

FIGURE 10-2: REMAPPABLE MUX INPUT FOR U1RX



Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INTR1	RPINR0	INT1R<4:0>
External Interrupt 2	INTR2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	ТЗСК	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0> ⁽²⁾
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0> ⁽²⁾
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 3	IC3	RPINR8	IC3R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<4:0>
SDI1 SPI Data Input 1	SDI1	RPINR20	SDI1R<4:0> ⁽²⁾
SCK1 SPI Clock Input 1	SCK1	RPINR20	SCK1R<4:0> ⁽²⁾
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾

Note 1: Unless otherwise noted, all inputs use the Schmitt input buffers.

2: These bits are available in PIC24FJ32MC101/102/104 devices only.

10.4.2.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 10-11 through Register 10-23). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-2 and Figure 10-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.

FIGURE 10-3: MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPn RPnR<4:0> Default 0 U1TX Output Enable 3 **U1RTS** Output Enable 4 Output Enable • • . **OC2 Output Enable** 19 Default Λ U1TX Output 3 **U1RTS** Output 4 RPn Output Data \sim • • . OC2 Output 19

TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Function	RPnR<4:0>	Output Name
NULL	00000	RPn Tied to Default Port Pin
C1OUT	00001	RPn Tied to Comparator 1 Output
C2OUT	00010	RPn Tied to Comparator 2 Output
U1TX	00011	RPn Tied to UART1 Transmit
U1RTS	00100	RPn Tied to UART1 Ready-to-Send
SCK1	01000	RPn Tied to SPI1 Clock ⁽¹⁾
SDO1	00111	RPn Tied to SPI1 Data Output ⁽¹⁾
SS1	01001	RPn Tied to SPI1 Slave Select Output
OC1	10010	RPn Tied to Output Compare 1
OC2	10011	RPn Tied to Output Compare 2
CTPLS	11101	RPn Tied to CTMU Pulse Output
C3OUT	11110	RPn Tied to Comparator 3 Output

Note 1: This function is available in PIC24FJ32MC101/102/104 devices only.

10.4.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

10.4.3.1 Control Register Lock Sequence

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note:	MPLAB [®] C30 provides built-in C language functions for unlocking the OSCCON register:
	builtin_write_OSCCONL(value) builtin_write_OSCCONH(value)

See MPLAB IDE Help files for more information.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

10.4.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

10.4.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<5>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

10.5 I/O Helpful Tips

- 1. In some cases, certain pins as defined in Table 26-10 under "Injection Current", have internal protection diodes to VDD and VSS. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet's Absolute Maximum Ratings with nominal VDD, with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device, that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx), are always analog pins by default after any Reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0', regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the ADC module (i.e., ADxPCFGL, ADxPCFGH) by setting the appropriate bit that corresponds to the I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as digital I/O pins for those pins to function as digital I/O pins.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left to right. The left most function name takes precedence over any function to its right in the naming convention; for example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- Each CNx pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin and they eliminate the need for external resistors in certain applications. The internal pull-up is not to ~(VDD – 0.8) VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specifications. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the Absolute Maximum Ratings in Section 26.0 "Electrical Characteristics" of this data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in **Section 26.0 "Electrical Characteristics**" for additional information.

10.6 I/O Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en554339

10.6.1 KEY RESOURCES

- "I/O Ports with Peripheral Pin Select (PPS)" (DS39711) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

10.7 Peripheral Pin Select Registers

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 family of devices implements 23 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (10)
- Output Remappable Peripheral Registers (13)

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 10.4.3.1 "Control Register Lock Sequence" for a specific command sequence.

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—

bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 7

bit 12-8	INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the Corresponding RPn Pin bits
	11111 = Input tied to Vss
	11110 = Reserved
	-
	11010 = Reserved
	11001 = Input tied to RP25
	•
	00001 = Input tied to RP1
	00000 = Input tied to RP0
bit 7-0	Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	_		—	—	—		—			
bit 15							bit 8			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—			INT2R4	INT2R3	INT2R2	INT2R1	INT2R0			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-5	Unimplemen	ted: Read as	ʻ0'							
bit 4-0	INT2R<4:0>:	IT2R<4:0>: Assign External Interrupt 2 (INTR2) to the Corresponding RPn Pin bits								
		11111 = Input tied to Vss								
	11110 = Res	erved								
	•									
	11010 = Res	erved								
	11001 = I npu	It tied to RP25								
	•									
	00001 = Inpu	It tied to RP1								
	00000 = Inpu	It tied to RP0								

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0							
	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—		T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	-	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
1 % 4 5 4 6							
bit 15-13	-	ted: Read as '					
bit 12-8		-	3 External Clo	ck (T3CK) to th	ne Correspondi	ng RPn Pin bits	5
	11111 = I npu						
	11110 = Res	erved					
	•						
	•						
	11010 = Res	erved					
		It tied to RP25					
	•						
	00001 = Inpu						
	00000 = Inpu						
bit 7-5	-	ted: Read as '					
bit 4-0		-	2 External Clo	ck (T2CK) to th	ne Correspondi	ng RPn Pin bits	6
	11111 = I npu						
	11110 = Res	erved					
	•						
	•						
	11010 = Res	erved					
		It tied to RP25					
	•						

REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	—	—	T5CKR4 ⁽¹⁾	T5CKR3 ⁽¹⁾	T5CKR2 ⁽¹⁾	T5CKR1 ⁽¹⁾	T5CKR0 ⁽¹⁾			
bit 15							bit 8			
U-0	U-0	U-0	R/W-1 T4CKR4 ⁽¹⁾	R/W-1 T4CKR3 ⁽¹⁾	R/W-1 T4CKR2 ⁽¹⁾	R/W-1 T4CKR1 ⁽¹⁾	R/W-1 T4CKR0 ⁽¹⁾			
 bit 7	_	_	140KK4	140000	140KKZY	14CKKIY	bit (
							Ditt			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15-13	•	ted: Read as '					<i></i>			
oit 12-8	T5CKR<4:0>	: Assign Timer	3 External Clo	ck (T5CK) to th	ne Correspondi	ng RPn Pin bits	_s (1)			
	11111 = Input tied to Vss									
	11110 = Res	erved								
	11010 = Res									
		erved t tied to RP25								
	11001 = Inpu	t tied to RP25								
	11001 = Inpu	t tied to RP25 t tied to RP1								
bit 7-5	11001 = Inpu	t tied to RP25 t tied to RP1	0'							
bit 7-5 bit 4-0	11001 = Inpu	t tied to RP25 t tied to RP1 t tied to RP0 ted: Read as		ck (T4CK) to tł	ne Correspondi	ng RPn Pin bits	5(1)			
	11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen T4CKR<4:0>	t tied to RP25 t tied to RP1 t tied to RP0 ted: Read as ' : Assign Timer		ck (T4CK) to tł	ne Correspondi	ng RPn Pin bits	5(1)			
	11001 = Inpu	t tied to RP25 t tied to RP1 t tied to RP0 ted: Read as : Assign Timer t tied to Vss		ck (T4CK) to th	ne Correspondi	ng RPn Pin bits	,(1)			
	11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen T4CKR<4:0> 11111 = Inpu	t tied to RP25 t tied to RP1 t tied to RP0 ted: Read as : Assign Timer t tied to Vss		ck (T4CK) to tł	ne Correspondi	ng RPn Pin bits	,(1)			
	11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen T4CKR<4:0> 11111 = Inpu	t tied to RP25 t tied to RP1 t tied to RP0 ted: Read as : Assign Timer t tied to Vss		ck (T4CK) to tł	ne Correspondi	ng RPn Pin bits	,(1)			
	11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen T4CKR<4:0> 11111 = Inpu 11110 = Reso	t tied to RP25 t tied to RP1 t tied to RP0 ted: Read as t Assign Timer t tied to Vss erved		ck (T4CK) to tł	ne Correspondi	ng RPn Pin bits	5(1)			
	11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen T4CKR<4:0> 11111 = Inpu 11110 = Resu 11010 = Resu	t tied to RP1 t tied to RP1 t tied to RP0 ted: Read as t Assign Timer t tied to Vss erved		ck (T4CK) to tł	ne Correspondi	ng RPn Pin bits	5(1)			
	11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen T4CKR<4:0> 11111 = Inpu 11110 = Resu 11010 = Resu	t tied to RP25 t tied to RP1 t tied to RP0 ted: Read as t Assign Timer t tied to Vss erved		ck (T4CK) to th	ne Correspondi	ng RPn Pin bits	;(1)			
	11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen T4CKR<4:0> 11111 = Inpu 11110 = Resu 11010 = Resu	t tied to RP1 t tied to RP1 t tied to RP0 ted: Read as t Assign Timer t tied to Vss erved		ck (T4CK) to tł	ne Correspondi	ng RPn Pin bits	;(1)			
	11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen T4CKR<4:0> 11111 = Inpu 11110 = Resu 11010 = Resu	t tied to RP1 t tied to RP1 t tied to RP0 ted: Read as t Assign Timer t tied to Vss erved		ck (T4CK) to tł	ne Correspondi	ng RPn Pin bits	₅ (1)			
	11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen T4CKR<4:0> 11111 = Inpu 11110 = Resu 11010 = Resu	t tied to RP1 t tied to RP1 t tied to RP0 ted: Read as to t Assign Timer t tied to Vss erved erved t tied to RP25		ck (T4CK) to tł	ne Correspondi	ng RPn Pin bits	,(1)			

REGISTER 10-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4



U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		—	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	כ'				
bit 12-8	IC2R<4:0>: /	Assign Input Ca	pture 2 (IC2)	to the Corresp	onding RPn Pin	bits	
	11111 = Inpu						
	11110 = Res	erved					
	•						
	11010 = Res	erved					
		ut tied to RP25					
	•						
	• 00001 - Ipp						
		it find to DD1					
		ut tied to RP1					
bit 7-5	00000 = Inpu	ut tied to RP0	o'				
	00000 = Inpu Unimplemen	ut tied to RP0 Ited: Read as '		to the Corresp	ondina RPn Pin	bits	
bit 7-5 bit 4-0	00000 = Inpu Unimplemen IC1R<4:0>: A	ut tied to RP0 I ted: Read as 'i Assign Input Ca		to the Corresp	onding RPn Pin	bits	
	00000 = Inpu Unimplemen	ut tied to RP0 I ted: Read as ' Assign Input Ca ut tied to Vss		to the Corresp	onding RPn Pin	bits	
	00000 = Inpu Unimplemen IC1R<4:0>: A 11111 = Inpu	ut tied to RP0 I ted: Read as ' Assign Input Ca ut tied to Vss		to the Corresp	onding RPn Pin	bits	
	00000 = Inpu Unimplemen IC1R<4:0>: A 11111 = Inpu	ut tied to RP0 I ted: Read as ' Assign Input Ca ut tied to Vss		to the Corresp	onding RPn Pin	bits	
	00000 = Inpu Unimplemen IC1R<4:0>: / 11111 = Inpu 11110 = Res	ut tied to RP0 ited: Read as the Assign Input Ca ut tied to Vss served		to the Corresp	onding RPn Pin	bits	
	00000 = Inpu Unimplemen IC1R<4:0>: / 11111 = Inpu 11110 = Res 11010 = Res	ut tied to RP0 ited: Read as the Assign Input Ca ut tied to Vss served served		to the Corresp	onding RPn Pin	bits	
	00000 = Inpu Unimplemen IC1R<4:0>: / 11111 = Inpu 11110 = Res 11010 = Res	ut tied to RP0 ited: Read as the Assign Input Ca ut tied to Vss served		to the Corresp	onding RPn Pin	bits	
	00000 = Inpu Unimplemen IC1R<4:0>: / 11111 = Inpu 11110 = Res 11010 = Res	ut tied to RP0 ited: Read as the Assign Input Ca ut tied to Vss served served		to the Corresp	onding RPn Pin	bits	
	00000 = Inpu Unimplemen IC1R<4:0>: / 11111 = Inpu 11110 = Res	ut tied to RP0 ited: Read as the Assign Input Ca ut tied to Vss served served ut tied to RP25		to the Corresp	onding RPn Pin	bits	
	00000 = Inpu Unimplemen IC1R<4:0>: A 11111 = Inpu 11110 = Res	ut tied to RP0 ited: Read as the Assign Input Ca ut tied to Vss served served ut tied to RP25		to the Corresp	onding RPn Pin	bits	

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	_	—		—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4-0	IC3R<4:0>: A	ssign Input Ca	pture 3 (IC3)	to the Corresp	onding RPn Pin	bits	
	11111 = Inpu						
	11110 = Res	erved					
	•						
	11010 = Res						
	11001 = I npu	it tied to RP25					
	•						
	00001 = Inpu						
	00000 = Inpu	t tied to RP0					

REGISTER 10-6: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

	-		_						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—		_	—	—	—	_		
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—		<u> </u>	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown		
bit 15-5	Unimplemen	ted: Read as '	0'						
bit 4-0	OCFAR<4:0>	CFAR<4:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits							
	11111 = Inpu 11110 = Res								
		01104							
	11010 = Res								
	11001 = inpu	t tied to RP25							
	•								
	•								
	00001 = Inpu	t tied to RP1							

00000 = Input tied to RP0

REGISTER	10-8: RPINR	18: PERIPH	IERAL PIN SI	ELECT INPU	T REGISTER	18	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	e bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	nown
	11111 = Inpu 11110 = Res	erved	i				
	00001 = Inpu 00000 = Inpu						
bit 7-5	Unimplemen		ʻ0'				
bit 4-0	-		T1 Receive (U1	1RX) to the Co	rresponding RI	Pn Pin bits	
	11111 = Inpu 11110 = Res 11010 = Res	it tied to Vss erved erved it tied to RP25		,			

REGISTER 10-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		SCK1R5 ⁽¹⁾	SCK1R4 ⁽¹⁾	SCK1R3 ⁽¹⁾	SCK1R2 ⁽¹⁾	SCK1R1 ⁽¹⁾	SCK1R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	SDI1R5 ⁽¹⁾	SDI1R4 ⁽¹⁾	SDI1R3 ⁽¹⁾	SDI1R2 ⁽¹⁾	SDI1R1 ⁽¹⁾	SDI1R0 ⁽¹⁾
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	nown
bit 15-14	-	ted: Read as '					•
bit 13-8	SCK1SR<5:0)>: Assign SPI1	Clock Input (SCK1IN) to the	e Corresponding	g RPn Pin bits ^{(*}	()
	11111 = Inpu						
	11110 = Res	erved					
	•						
	•						
	• • • • • • • • • • • • • • • • • • • •						
	11010 = Res						
	11001 = mpc	ut tied to RP25					
	•						
	•						
	00001 = Inpu	ut tied to RP1					
	00000 = Inpu						
bit 7-6	•	ted: Read as '	כי				
bit 5-0	SDI1R<5:0>:	Assign SPI1 D	ata Input (SDI	1) to the Corre	esponding RPn	Pin bits ⁽¹⁾	
	11111 = I npu	ut tied to Vss					
	11110 = Res						
	TTTT0 - 1000						
	•						
	11010 = Res						
	11010 = Res	erved ut tied to RP25					
	11010 = Res						
	11010 = Res						
	11010 = Res	ut tied to RP25					

REGISTER 10-9: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—			—	—		—	—				
bit 15							bit 8				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
—	—		SS1R4	SS1R3	SS1R2	SS1R1	SS1R0				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15-5	Unimplemen	ted: Read as '	0'								
bit 4-0	SS1R<4:0>:	SS1R<4:0>: Assign SPI1 Slave Select Input (SS1IN) to the Corresponding RPn Pin bits									
	11111 = Inpu										
	11110 = Reserved										
	•										
	11010 = Res										
	11001 = Inpu	it tied to RP25									
	•										
	00001 = Inpu										
	00000 = Inpu	t tied to RP0									

REGISTER 10-10: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_	—	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0	
bit 15						·	bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-13	Unimplemen	ted: Read as '	o'					
bit 12-8	RP1R<4:0>:	Peripheral Outp	out Function is	s Assigned to F	RP1 Output Pin	bits		
	(see Table 10	-2 for periphera	al function nur	mbers)				
bit 7-5	Unimplemented: Read as '0'							
bit 4-0	RP0R<4:0>: Peripheral Output Function is Assigned to RP0 Output Pin bits							

REGISTER 10-11: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

DECIETED 10.12	L PIN SELECT OUTPUT REGISTE	D 1
REGISTER IU-IZ.	AL FIN SELECT OUTFUT REGISTE	п

(see Table 10-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP3R4 ⁽¹⁾	RP3R3 ⁽¹⁾	RP3R2 ⁽¹⁾	RP3R1 ⁽¹⁾	RP3R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP2R4 ⁽¹⁾	RP2R3 ⁽¹⁾	RP2R2 ⁽¹⁾	RP2R1 ⁽¹⁾	RP2R0 ⁽¹⁾
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	ble bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8**RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits⁽¹⁾
(see Table 10-2 for peripheral function numbers)bit 7-5**Unimplemented:** Read as '0'bit 4-0**RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits⁽¹⁾

(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in PIC24FJ(16/32)MC101 devices.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾
bit 15	-						bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0
Legend:							

REGISTER 10-13: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 12-8	RP5R<4:0>: Peripheral Output Function is Assigned to RP5 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP4R<4:0>: Peripheral Output Function is Assigned to RP4 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in PIC24FJ(16/32)MC101 devices.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	_	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0	
bit 15				1			bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	—	RP6R4 ⁽¹⁾	RP6R3 ⁽¹⁾	RP6R2 ⁽¹⁾	RP6R1 ⁽¹⁾	RP6R0 ⁽¹⁾	
bit 7		•				•	bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown	
bit 15-13	Unimplemen	ted: Read as 'd)'					
bit 12-8	RP7R<4:0>:	Peripheral Outp	out Function is	s Assigned to F	RP7 Output Pin	bits		
	(see Table 10	-2 for periphera	al function nur	nbers)				

REGISTER 10-14: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

bit 7-5Unimplemented: Read as '0'bit 4-0RP6R<4:0>: Peripheral Output Function is Assigned to RP6 Output Pin bits⁽¹⁾

(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in PIC24FJ(16/32)MC101 devices.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	—	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	—	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0			
bit 7	·	•		•			bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown			
bit 15-13	Unimplemen	ted: Read as '	כי							
bit 12-8	RP9R<4:0>:	Peripheral Outp	out Function i	s Assigned to F	RP9 Output Pin	bits				
	(see Table 10	-2 for periphera	al function nui	mbers)						
bit 7-5	Unimplemen	ted: Read as '	o'							
bit 4-0	RP8R<4:0>: Peripheral Output Function is Assigned to RP8 Output Pin bits									
	(see Table 10-2 for peripheral function numbers)									
	,			,						

REGISTER 10-15: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

REGISTER 10-16: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP11R4 ⁽¹⁾	RP11R3 ⁽¹⁾	RP11R2 ⁽¹⁾	RP11R1 ⁽¹⁾	RP11R0 ⁽¹⁾
bit 15 bit 8							

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP10R4 ⁽¹⁾	RP10R3 ⁽¹⁾	RP10R2 ⁽¹⁾	RP10R1 ⁽¹⁾	RP10R0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP11R<4:0>: Peripheral Output Function is Assigned to RP11 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP10R<4:0>: Peripheral Output Function is Assigned to RP10 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not implemented in the PIC24FJ(16/32)MC101 devices.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			

REGISTER 10-17: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

bit 12-8	RP13R<4:0>: Peripheral Output Function is Assigned to RP13 Output Pin bits
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP12R<4:0>: Peripheral Output Function is Assigned to RP12 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

REGISTER 10-18: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkı	nown
	R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$						
Legend:							
bit 7							bit
	—	—	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit
_	—	—	RP15R4	RP15R3	RP15R2	RP15R1	RP15R0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 12-8 RP15R<4:0>: Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 10-2 for peripheral function numbers) bit 7-5 Unimplemented: Read as '0'

bit 4-0 RP14R<4:0>: Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 10-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	_	RP17R4 ⁽¹⁾	RP17R3 ⁽¹⁾	RP17R2 ⁽¹⁾	RP17R1 ⁽¹⁾	RP17R0 ⁽¹⁾	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	—	RP16R4 ⁽¹⁾	RP16R3 ⁽¹⁾	RP16R2 ⁽¹⁾	RP16R1 ⁽¹⁾	RP16R0 ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at	POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown		nown					
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8	RP17R<4:0>:	Peripheral Ou	tput Function	is Assigned to	RP17 Output F	vin bits ⁽¹⁾		
	(see Table 10-2 for peripheral function numbers)							
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4-0	RP16R<4:0>:	Peripheral Ou	Itput Function	is Assigned to	RP16 Output F	vin bits ⁽¹⁾		
			•	3				

REGISTER 10-19: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

	(see Table 10-2 for peripheral function numbers)
Note 1:	These bits are available in PIC24FJ32MC104 devices only.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP19R4 ⁽¹⁾	RP19R3 ⁽¹⁾	RP19R2 ⁽¹⁾	RP19R1 ⁽¹⁾	RP19R0 ⁽¹⁾	
bit 15	bit 15 bit i							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP18R4 ⁽¹⁾	RP18R3 ⁽¹⁾	RP18R2 ⁽¹⁾	RP18R1 ⁽¹⁾	RP18R0 ⁽¹⁾	
bit 7							bit 0	

REGISTER 10-20: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP19R<4:0>: Peripheral Output Function is Assigned to RP19 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP18R<4:0>: Peripheral Output Function is Assigned to RP18 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are available in PIC24FJ32MC104 devices only.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	RP21R4 ⁽¹⁾	RP21R3 ⁽¹⁾	RP21R2 ⁽¹⁾	RP21R1 ⁽¹⁾	RP21R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP20R4 ⁽¹⁾	RP20R3 ⁽¹⁾	RP20R2 ⁽¹⁾	RP20R1 ⁽¹⁾	RP20R0 ⁽¹⁾
bit 7						bit 0	
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			iown	

REGISTER 10-21: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP21R<4:0>: Peripheral Output Function is Assigned to RP21 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP20R<4:0>: Peripheral Output Function is Assigned to RP20 Output Pin bits ⁽¹⁾

(see Table 10-2 for peripheral function numbers)

Note 1: These bits are available in PIC24FJ32MC104 devices only.

REGISTER 10-22: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—	RP23R4 ⁽¹⁾	RP23R3 ⁽¹⁾	RP23R2 ⁽¹⁾	RP23R1 ⁽¹⁾	RP23R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—	RP22R4 ⁽¹⁾	RP22R3 ⁽¹⁾	RP22R2 ⁽¹⁾	RP22R1 ⁽¹⁾	RP22R0 ⁽¹⁾
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = B		'1' = Bit is set	et '0' = Bit is cl		ared	x = Bit is unknown	

 bit 15-13
 Unimplemented: Read as '0'

 bit 12-8
 RP23R<4:0>: Peripheral Output Function is Assigned to RP23 Output Pin bits⁽¹⁾ (see Table 10-2 for peripheral function numbers)

 bit 7-5
 Unimplemented: Read as '0'

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin bits⁽¹⁾ (see Table 10-2 for peripheral function numbers)

Note 1: These bits are available in PIC24FJ32MC104 devices only.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—	—	RP25R4 ⁽¹⁾	RP25R3 ⁽¹⁾	RP25R2 ⁽¹⁾	RP25R1 ⁽¹⁾	RP25R0 ⁽¹⁾			
bit 15			•				bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	—	RP24R4 ⁽¹⁾	RP24R3 ⁽¹⁾	RP24R2 ⁽¹⁾	RP24R1 ⁽¹⁾	RP24R0 ⁽¹⁾			
bit 7							bit 0			
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-13	Unimplemen	Unimplemented: Read as '0'								
bit 12-8	RP25R<4:0>: Peripheral Output Function is Assigned to RP25 Output Pin bits ⁽¹⁾									
	(see Table 10	-2 for periphera	al function nun	nbers)						
bit 7-5	Unimplemented: Read as '0'									
bit 4-0	RP24R<4:0>	Peripheral Ou	Itput Function	is Assigned to	RP24 Output F	in bits ⁽¹⁾				
		-2 for periphera	-	-	•					
	,			,						

REGISTER 10-23: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

Note 1: These bits are available in PIC24FJ32MC104 devices only.

NOTES:

11.0 TIMER1

- Note 1: This data sheet summarizes the features PIC24FJ16MC101/102 of the and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS39704) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

16-Bit Timer

FIGURE 11-1:

- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- Load the timer value into the TMR1 register. 1.
- Load the timer period value into the PR1 2. register.
- Select the timer prescaler ratio using the 3. TCKPS<1:0> bits in the T1CON register.
- 4. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 5. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- If interrupts are required, set the Timer1 Interrupt 6. Enable bit, T1IE. Use the Timer1 Interrupt Priority bits, T1IP<2:0>, to set the interrupt priority.
- 7. Set the TON bit (= 1) in the T1CON register.

TCKPS<1:0> Г TON 2 SOSCO/ 1x T1CK Prescaler Gate SOSCEN 01 1, 8, 64, 256 Svnc SOSCI TCY 00 TGATE TGATE TCS Q 1 D Set T1IF Q CK 0 0 Reset TMR1 1 Sync Comparator TSYNC Equal ♣ PR1

16-BIT TIMER1 MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
TON ⁽¹⁾		TSIDL	_		—	—						
bit 15							bit					
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0					
	TGATE	TCKPS1	TCKPS0		TSYNC	TCS ⁽¹⁾	_					
bit 7							bit					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own					
		(4)										
bit 15	TON: Timer1											
	1 = Starts 16 0 = Stops 16											
bit 14	-	nted: Read as	0'									
bit 13	-	r1 Stop in Idle										
	1 = Discontinues module operation when device enters Idle mode											
	0 = Continue	s module opera	ation in Idle m	ode								
bit 12-7	Unimplemer	nted: Read as	0'									
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit											
	<u>When TCS = 1:</u> This bit is ignored.											
	When $TCS = 0$:											
		ne accumulatio	n is enabled									
	0 = Gated tin	ne accumulatio	n is disabled									
bit 5-4	TCKPS<1:0> Timer1 Input Clock Prescale Select bits											
	11 = 1:256											
	10 = 1:64 01 = 1:8											
	00 = 1:1											
bit 3	Unimplemer	ted: Read as	0'									
bit 2	TSYNC: Time	er1 External Cl	ock Input Syn	chronization Se	elect bit							
	When TCS = 1:											
		1 = Synchronizes external clock input										
	0 = Does not synchronize external clock input											
	When TCS = This bit is ign											
bit 1	-	Clock Source	Select bit ⁽¹⁾									
-				he rising edge)								
	0 = Internal o	•	`	5 5 ,								
	Unimplemented: Read as '0'											

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

12.0 TIMER2/3 AND TIMER4/5 FEATURES

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS39704) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2/3 and Timer4/5 are 32-bit timers that can also be configured as four independent 16-bit timers with selectable operating modes.

Note 1: Timer4 and Timer5 are available in PIC24FJ32MC10X devices only.

As 32-bit timers, Timer2/3 and Timer4/5 permit operation in three modes:

- Independent 16-Bit Timers with All 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer (Timer2/3 and Timer4/5)
- Single 32-Bit Synchronous Counter (Timer2/3 and Timer4/5)

Timer2/3 and Timer4/5 also support:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- Time Base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, and T5CON registers (see Register 12-1 through Register 12-2). For 32-bit timer/counter operation, Timer2/4 is the least significant word (lsw) and Timer3/5 is the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are used for the 32-bit timer modules, but an interrupt is generated with the Timer3 and Timer5 interrupt flags.

12.1 32-Bit Operation

To configure Timer2/3 and Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value; PR3/PR5 contains the msw of the value, while PR2/PR4 contains the least significant word (lsw).
- 5. If interrupts are required, set the Timer3/5 Interrupt Enable bit, T3IE or T5IE. Use the Timer3/5 Interrupt Priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. While Timer2/Timer4 control the timer, the interrupt appears as a Timer3/Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the msw of the count, while TMR2 or TMR4 contains the lsw.

12.2 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the Timerx Interrupt Enable bit, TxIE. Use the Timerx Interrupt Priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.




FIGURE 12-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM^(1,3,4)





FIGURE 12-2: TIMER2 AND TIMER4 (16-BIT) BLOCK DIAGRAM⁽¹⁾

FIGURE 12-3: TIMER3 AND TIMER5 (16-BIT) BLOCK DIAGRAM⁽¹⁾



REGISTER	12-1: T2CO	N: TIMER2 C	ONTROL RE	EGISTER						
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	—	_	_	—	—			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
	TGATE	TCKPS1	TCKPS0	T32	_	TCS				
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	wn			
bit 15	TON: Timer2									
	<u>When T32 = 1</u> 1 = Starts 32-									
	0 = Stops 32-bit Timer2/3 When T32 = 0:									
	1 = Starts 16-bit Timer2									
	0 = Stops 16-	bit Timer2								
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	TSIDL: Timer	TSIDL: Timer2 Stop in Idle Mode bit								
		ues module op s module opera			Idle mode					
bit 12-7	Unimplemen	ted: Read as '	0'							
bit 6	TGATE: Timer2 Gated Time Accumulation Enable bit									
	When TCS = 1:									
	This bit is ignored.									
	When TCS = 0:									
	1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled									
bit 5-4		: Timer2 Input		le Select bits						
	11 = 1:256	p.	0.000.1							
	10 = 1:64									
	01 = 1:8									
1.11.0	00 = 1:1									
bit 3	T32: 32-Bit Timer Mode Select bit									
	1 = Timer2 and Timer3 form a single 32-bit timer 0 = Timer2 and Timer3 act as two 16-bit timers									
bit 2	Unimplemen	ted: Read as '	0'							
bit 1	-	Clock Source								
	1 = External o 0 = Internal c	clock from pin, lock (FCY)	T2CK (on the	rising edge)						
		ted: Read as '								

REGISTER 12-1: T2CON: TIMER2 CONTROL REGISTER

REGISTER 1	12-2: T3CO	N: TIMER3 C	UNIROL RE	GISTER					
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON ⁽²⁾		TSIDL ⁽¹⁾	—		_	—	—		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0		
	TGATE ⁽²⁾	TCKPS1 ⁽²⁾	TCKPS0 ⁽²⁾		<u> </u>	TCS ⁽²⁾	—		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own		
		(2)							
bit 15	TON: Timer3								
	1 = Starts 16- 0 = Stops 16-								
bit 14	•	ited: Read as '	٥'						
bit 13	-	3 Stop in Idle N							
bit 15		ues timer opera		vice enters Idle	emode				
		s timer operatio			mode				
bit 12-7	Unimplemen	ted: Read as '	0'						
bit 6	TGATE: Time	er3 Gated Time	Accumulation	Enable bit ⁽²⁾					
	When TCS =								
	This bit is ignored.								
	$\frac{\text{When TCS} = 0}{2}$								
	 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled 								
bit 5-4		: Timer3 Input		e Select hits ⁽²⁾)				
	11 = 1:256 pr								
	10 = 1.64 prescale value								
	01 = 1:8 pres								
	00 = 1:1 pres								
bit 3-2	-	ted: Read as '	(-)						
bit 1		Clock Source							
	1 = External d 0 = Internal d	clock from T3C lock (Fosc/2)	K pin						
bit 0		ted: Read as '	0'						
Note 1: Wh	nen 32-bit timer	operation is er	abled (T32 =	1) in the Timer	2 Control reais	ter (T2CON<3>)), the TSIDL		
	must be cleared					(,		
A 14/1						· ((TOOON			

REGISTER 12-2: T3CON: TIMER3 CONTROL REGISTER

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer2 Control register (T2CON<3>), these bits have no effect.

REGISTER	12-3: T4CO	N: TIMER4 C	ONTROL RI	EGISTER ⁽¹⁾					
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	—	TSIDL	_	—	—	—	—		
bit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own		
bit 15	TON: Timer4	On bit							
	When T32 = 1 1 = Starts 32- 0 = Stops 32- When T32 = 0 1 = Starts 16- 0 = Stops 16-	bit Timer4/5 bit Timer4/5 <u>0:</u> bit Timer4							
bit 14	-	ted: Read as '	0'						
bit 13	-	TSIDL: Timer4 Stop in Idle Mode bit							
	1 = Discontin	•	eration when	device enters lo ode	dle mode				
bit 12-7	Unimplemen	ted: Read as '	0'						
bit 6	TGATE: Timer4 Gated Time Accumulation Enable bit								
	<u>When TCS = 1:</u> This bit is ignored.								
	<u>When TCS = 0:</u> 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled								
bit 5-4		: Timer4 Input		le Select bits					
	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1								
bit 3	T32: 32-Bit Ti	imer Mode Sel	ect bit						
		nd Timer5 form nd Timer5 act a	-						
bit 2	Unimplemen	ted: Read as '	0'						
bit 1	-	Clock Source							
	1 = External o 0 = Internal c	clock from pin, lock (FCY)	T4CK (on the	rising edge)					
bit 0	Unimplemented: Read as '0'								

R/W-0) U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON ⁽²		TSIDL ⁽¹⁾	_	_	_		_	
bit 15							bit	
		DAM 0	DAVO			DAMO		
U-0	R/W-0 TGATE ⁽²⁾	R/W-0 TCKPS1 ⁽²⁾	R/W-0 TCKPS0 ⁽²⁾	U-0	U-0	R/W-0 TCS ⁽²⁾	U-0	
bit 7	TOALE					100	bit	
Legend:								
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own	
bit 15	TON: Timer5	On bit ⁽²⁾						
	1 = Starts 16-	bit Timer5						
	0 = Stops 16-	bit Timer5						
bit 14	-	ted: Read as '						
bit 13		5 Stop in Idle N						
		ues timer opera s timer operatio			e mode			
bit 12-7	Unimplemen	ted: Read as '	0'					
bit 6	TGATE: Time	er5 Gated Time	Accumulation	Enable bit ⁽²⁾				
	<u>When TCS =</u> This bit is igno							
	When TCS =							
		ne accumulation ne accumulation						
bit 5-4	TCKPS<1:0>	: Timer5 Input	Clock Prescal	e Select bits ⁽²⁾				
	11 = 1:256 pr							
		10 = 1:64 prescale value						
	01 = 1:8 pres 00 = 1:1 pres							
bit 3-2	•	ted: Read as '	n'					
bit 1	=	Clock Source S						
		clock from T5C						
bit 0		ted: Read as '	0'					
Note 1:	When 32-bit timer bit must be cleared				4 Control regis	ter (T4CON<3>)	, the TSIDL	
2:	When the 32-bit tir bits have no effect	mer operation is			mer4 Control (T4CON<3>) regi	ster, these	

REGISTER 12-4: T5CON: TIMER5 CONTROL REGISTER⁽³⁾

3: This register is available in PIC24FJ32MC101/102/104 devices only.

NOTES:

13.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70000352) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values:
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts




FIGURE 13-1: INPUT CAPTURE x BLOCK DIAGRAM

13.1 Input Capture Registers

REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	ICSIDL		—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
10110				,			
ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0

Legend:	HC = Hardware Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'					
bit 13	ICSIDL: Input Capture Stop in Idle Control bit					
	1 = Input capture module will halt in CPU Idle mode					
	0 = Input capture module will continue to operate in CPU Idle mode					
bit 12-8	Unimplemented: Read as '0'					
bit 7	ICTMR: Input Capture Timer Select bits					
	 1 = TMR2 contents are captured on a capture event 0 = TMR3 contents are captured on a capture event 					
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits					
	11 = Interrupt on every fourth capture event					
	10 = Interrupt on every third capture event					
	 01 = Interrupt on every second capture event 00 = Interrupt on every capture event 					
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)					
	1 = Input capture overflow occurred					
	0 = No input capture overflow occurred					
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)					
	1 = Input capture buffer is not empty, at least one more capture value can be read					
	0 = Input capture buffer is empty					
bit 2-0	ICM<2:0>: Input Capture Mode Select bits					
	 111 = Input capture functions as an interrupt pin only when device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable) 110 = Unused (madule disabled) 					
	110 = Unused (module disabled)101 = Capture mode, every 16th rising edge					
	100 = Capture mode, every 4th rising edge					
	011 = Capture mode, every rising edge					
	010 = Capture mode, every falling edge					
	001 = Capture mode, every edge – rising and falling (ICI<1:0> bits do not control interrupt generation for this mode)					
	000 = Input capture module is turned off					

14.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Output Compare" (DS70005157) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers, depending on the operating mode selected. The state of the output pin changes when the timer value matches the Output Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection

FIGURE 14-1: OUTPUT COMPARE x MODULE BLOCK DIAGRAM



14.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode bits (OCM<2:0>) in the Output Compare Control register (OCxCON<2:0>). Table 14-1 lists the different bit settings for the Output Compare modes. Figure 14-2 illustrates the output compare operation for various modes. The user


TABLE 14-1: OUTPUT COMPARE MODES

application must disable the associated timer when writing to the Output compare Control registers to avoid malfunctions.

Note:	See "Output Compare" (DS70005157)						
	in the "dsPIC33/PIC24 Family Reference						
	Manual" (DS70209) for OCxR and						
	OCxRS register restrictions.						

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation	
000	Module Disabled	Controlled by GPIO register	—	
001	Active-Low One-Shot	0	OCx Rising Edge	
010	Active-High One-Shot	1	OCx Falling Edge	
011	Toggle Mode	Current output is maintained	OCx Rising and Falling Edge	
100	Delayed One-Shot	0	OCx Falling Edge	
101	Continuous Pulse	0	OCx Falling Edge	
110	PWM mode without Fault Protection	0, if OCxR is zero 1, if OCxR is non-zero	No Interrupt	
111	PWM mode with Fault Protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling Edge for OC1 to OC4	

FIGURE 14-2: OUTPUT COMPARE OPERATION



U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
_	_	OCSIDL		—	_	—	_			
bit 15		·					bit 8			
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0			
		—	OCFLT	OCTSEL	OCM2	OCM1	OCM0			
bit 7							bit (
Legend:		HC = Hardware	e Clearable bit							
R = Readab	le bit	W = Writable bi	t	U = Unimpler	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-14	•	nted: Read as '0								
bit 13		tput Compare St	•							
	 1 = Output compare will halt in CPU Idle mode 0 = Output compare will continue to operate in CPU Idle mode 									
	•	•	•	e in CPU Idle m	ode					
bit 12-5	•	nted: Read as '0								
bit 4		WM Fault Condition Status bit								
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111) 									
bit 3		utput Compare T		-		WI<2.0> = 111)				
		the clock source								
		the clock source	•							
bit 2-0	OCM<2:0>: (Output Compare	Mode Select I	oits						
	111 = PWM	111 = PWM mode on OCx, Fault pin is enabled								
	110 = PWM mode on OCx, Fault pin is disabled									
		zes OCx pin low,				x pin				
		zes OCx pin low, are event toggles		gle output puls	e on OCx pin					
	•	zes OCx pin high	•	ent forces OCx	pin low					
		zes OCx pin low,								
	000 = Outpu	t compare chann	el is disabled		-					

REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

NOTES:

15.0 MOTOR CONTROL PWM MODULE

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Motor Control PWM" (DS39735) in the "dsPIC33/PIC24 Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices have a 6-channel Pulse-Width Modulation (PWMx) module.

The PWMx module has the following features:


- Up to 16-bit resolution
- On-the-fly PWMx frequency changes
- · Edge-Aligned and Center-Aligned Output modes
- Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation or BLDC
- Special event comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWMx output pins to a defined state
- Duty cycle updates configurable to be immediate or synchronized to the PWMx time base

15.1 PWM1: 6-Channel PWM Module

This module simplifies the task of generating multiple synchronized PWMx outputs. The following power and motion control applications are supported by the PWMx module:

- 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

This module contains three duty cycle generators, numbered 1 through 3. The module has six PWMx output pins, numbered PWM1H1/PWM1L1 through PWM1H3/PWM1L3. The six I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWMx pins are always the complement of the corresponding high I/O pins.



15.2 PWMx Faults

The motor control PWMx module incorporates up to two Fault inputs, FLTA1 and FLTB1. These Fault inputs are implemented with Class B safety features. These features ensure that the PWMx outputs enter a safe state when either of the Fault inputs is asserted.

The FLTA and FLTB pins, when enabled and having ownership of a pin, also enable a soft internal pull-down resistor. The soft pull-down provides a safety feature by automatically asserting the Fault should a break occur in the Fault signal connection.

The implementation of internal pull-down resistors is dependent on the device variant. Table 15-1 describes which devices and pins implement the internal pull-down resistors.

TABLE 15-1: INTERNAL PULL-DOWN RESISTORS ON PWMx FAULT PINS

Device	Fault Pin	Internal Pull-Down Implemented?
PIC24FJXXMC101	FLTA1	No
PIC24FJXXMC102	FLTA1	Yes
	FLTB1	Yes
PIC24FJ32MC104	FLTA1	Yes
	FLTB1	Yes

On devices without internal pull-downs on the Fault pin, it is recommended to connect an external pull-down resistor for Class B safety features.

15.2.1 PWMx FAULTS AT RESET

During any Reset event, the PWMx module maintains ownership of both PWMx Fault pins. At Reset, both Faults are enabled in Latched mode to ensure the failsafe power-up of the application. The application software must clear both the PWMx Faults before enabling the motor control PWMx module.

The Fault condition must be cleared by the external circuitry driving the Fault input pin high and clearing the Fault interrupt flag. After the Fault pin condition has been cleared, the PWMx module restores the PWMx output signals on the next PWMx period or half-period boundary.

Refer to "**Motor Control PWM**" (DS39735) in the "*dsPIC33/PIC24 Family Reference Manual*" for more information on the PWMx Faults.

Note:	The number of PWMx Faults mapped to
	the device pins depends on the specific
	variant. Regardless of the variant, both
	Faults will be enabled during any Reset
	event. The application must clear both
	FLTA1 and FLTB1 before enabling the
	Motor Control PWMx module. Refer to the
	specific device pin diagrams to see which
	Fault pins are mapped to the device pins.

15.3 Write-Protected Registers

On PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices, write protection is implemented for the PWMxCON1, PxFLTACON and PxFLTBCON registers. The write protection feature prevents any inadvertent writes to these registers. The write protection feature can be controlled by the PWMLOCK Configuration bit in the FOSCSEL Configuration register. The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring the PWMLOCK bit (FOSCSEL<6>) = 0.

The user application can gain access to these locked registers either by configuring the PWMLOCK bit (FOSCSEL<6>) = 0, or by performing the unlock sequence. To perform the unlock sequence, the user application must write two consecutive values of (0xABCD and 0x4321) to the PWMxKEY register to perform the unlock operation. The write access to the PWMxCON1, PxFLTACON or PxFLTBCON registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access.

To write to all registers, the PWMxCON1, PxFLTACON and PxFLTBCON registers require three unlock operations.

The correct unlocking sequence is described in Example 15-1 and Example 15-2.

EXAMPLE 15-1: ASSEMBLY CODE EXAMPLE FOR WRITE-PROTECTED REGISTER UNLOCK AND FAULT CLEARING SEQUENCE

; FLTA1 pin must be pulled high externally in order to clear and disable the fault ; Writing to P1FLTBCON register requires unlock sequence
<pre>mov #0xabcd,w10 ; Load first unlock key to w10 register mov #0x4321,w11 ; Load second unlock key to w11 register mov #0x0000,w0 ; Load desired value of P1FLTACON register in w0 mov w10, PWM1KEY ; Write first unlock key to PWM1KEY register mov w11, PWM1KEY ; Write second unlock key to PWM1KEY register mov w0,P1FLTACON ; Write desired value to P1FLTACON register</pre>
; FLTB1 pin must be pulled high externally in order to clear and disable the fault ; Writing to P1FLTBCON register requires unlock sequence
<pre>mov #0xabcd,w10 ; Load first unlock key to w10 register mov #0x4321,w11 ; Load second unlock key to w11 register mov #0x0000,w0 ; Load desired value of P1FLTBCON register in w0 mov w10, PWM1KEY ; Write first unlock key to PWM1KEY register mov w11, PWM1KEY ; Write second unlock key to PWM1KEY register mov w0,P1FLTBCON ; Write desired value to P1FLTBCON register</pre>
; Enable all PWMs using PWM1CON1 register ; Writing to PWM1CON1 register requires unlock sequence
<pre>mov #0xabcd,w10 ; Load first unlock key to w10 register mov #0x4321,w11 ; Load second unlock key to w11 register mov #0x0077,w0 ; Load desired value of PWM1CON1 register in w0 mov w10, PWM1KEY ; Write first unlock key to PWM1KEY register mov w11, PWM1KEY ; Write second unlock key to PWM1KEY register mov w0,PWM1CON1 ; Write desired value to PWM1CON1 register</pre>

EXAMPLE 15-2: C CODE EXAMPLE FOR WRITE-PROTECTED REGISTER UNLOCK AND FAULT CLEARING SEQUENCE

// FLTA1 pin must be pulled high externally in order to clear and disable the fault // Writing to PlFLTACON register requires unlock sequence // Use builtin function to write 0x0000 to PlFLTACON register __builtin_write_PWMSFR(&PlFLTACON, 0x0000, &PWM1KEY); // FLTB1 pin must be pulled high externally in order to clear and disable the fault // Writing to PlFLTBCON register requires unlock sequence // Use builtin function to write 0x0000 to PlFLTBCON register __builtin_write_PWMSFR(&PlFLTBCON, 0x0000, &PWM1KEY); // Enable all PWMs using PWM1CON1 register // Writing to PWM1CON1 register requires unlock sequence // Use builtin function to write 0x0077 to PWM1CON1 register __builtin_write_PWMSFR(&PWM1CON1, 0x0077, &PWM1KEY);

REGISTER 1	5-1: PxTC0	ON: PWMx TI	ME BASE (CONTROL RE	GISTER		
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
PTEN	—	PTSIDL	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTOPS3	PTOPS2	PTOPS1	PTOPS0	PTCKPS1	PTCKPS0	PTMOD1	PTMOD0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkı	nown
bit 15	PTEN: PWMx 1 = PWMx tin 0 = PWMx tin		mer Enable b	it			
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	PTSIDL: PW	Mx Time Base ne base halts ir ne base runs ir	Stop in Idle M n CPU Idle me	ode			
bit 12-8		ted: Read as '					
bit 7-4	PTOPS<3:0> 1111 = 1:16 • • • • • • • • • • • • • • • • • • •	postscale ostscale	3ase Output I	Postscale Selec	ct bits		
bit 3-2	PTCKPS<1:0 11 = PWMx t 10 = PWMx t 01 = PWMx t 00 = PWMx t	PWMx Time ime base input ime base input ime base input ime base input	clock period clock period clock period clock period	Clock Prescale is 64 Tcy (1:64 is 16 Tcy (1:16 is 4 Tcy (1:4 pre is Tcy (1:1 pres	prescale) prescale) escale)		
bit 1-0	11 = PWMx t PWMx t 10 = PWMx t 01 = PWMx t	updates ime base opera ime base opera	ates in a Cont ates in a Cont ates in Single	inuous Up/Dow inuous Up/Dow	n Count mode		for double

REGISTER 15-1: PXTCON: PWMx TIME BASE CONTROL REGISTER

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTDIR	PTMR14	PTMR13	PTMR12	PTMR11	PTMR10	PTMR9	PTMR8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTMR7	PTMR6	PTMR5	PTMR4	PTMR3	PTMR2	PTMR1	PTMR0
bit 7				•			bit 0
l egend:							

REGISTER 15-2: PxTMR: PWMx TIMER COUNT VALUE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	PTDIR: PWMx Time Base Count Direction Status bit (read-only)
	1 = PWMx time base is counting down
	0 = PWMx time base is counting up
hit 110	DTMD -14-0 + DW/My Time Base Desister Count Value hite

bit 14-0 **PTMR<14:0>:** PWMx Time Base Register Count Value bits

REGISTER 15-3: PxTPER: PWMx TIME BASE PERIOD REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				PTPER<14:8	>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWMx Time Base Period Value bits

REGISTER 15-4: PxSECMP: PWMx SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SEVTDIR ⁽¹⁾	SEVTCMP14 ⁽²⁾	SEVTCMP13(2)	SEVTCMP12 ⁽²⁾	SEVTCMP11 ⁽²⁾	SEVTCMP10 ⁽²⁾	SEVTCMP9 ⁽²⁾	SEVTCMP8 ⁽²⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SEVTCMP7(2)	SEVTCMP6(2)	SEVTCMP5 ⁽²⁾	SEVTCMP4 ⁽²⁾	SEVTCMP3(2)	SEVTCMP2 ⁽²⁾	SEVTCMP1 ⁽²⁾	SEVTCMP0(2)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 SEVTDIR: Special Event Trigger Time Base Direction bit⁽¹⁾

1 = A Special Event Trigger will occur when the PWMx time base is counting down

0 = A Special Event Trigger will occur when the PWMx time base is counting up

bit 14-0 SEVTCMP<14:0>: Special Event Compare Value bits⁽²⁾

Note 1: SEVTDIR is compared with PTDIR (PxTMR<15>) to generate the Special Event Trigger.

2: PxSECMP<14:0> is compared with PxTMR<14:0> to generate the Special Event Trigger.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—	_	_	PMOD3	PMOD2	PMOD1
bit 15	·	- - - PMOD3 PMOD2 R/W-0 R/W-0 U-0 R/W-0 R/W-0 PEN3H ⁽²⁾ PEN2H ⁽²⁾ PEN1H ⁽²⁾ - PEN3L ⁽²⁾ PEN2L ⁽²⁾ t W = Writable bit U = Unimplemented bit, read as '0'		bit			
U-0		R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
—	PEN3H ⁽²⁾	PEN2H ⁽²⁾	PEN1H ⁽²⁾	—	PEN3L ⁽²⁾	PEN2L ⁽²⁾	PEN1L ⁽²⁾
bit 7							bit
Legend:							
R = Reada				•			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-11	Unimplemer	ted: Read as '	0'				
bit 10-8	PMOD<3:1>:	PWMx I/O Pai	r Mode bits				
bit 7	Unimplemer	ted: Read as '	0'				
bit 6-4	PEN3H:PEN	1H: PWMxH I/0	D Enable bits	2)			
			•	nes a general	purpose I/O		
bit 3	•			,			
bit 2-0							
	0 = PWMxL p	oin is disabled,	I/O pin becom	ies a general p	ourpose I/O		
Note 1:	The PWMxCON1 Registers" for mo				to Section 15.3	3 "Write-Protec	ted
2:	The Reset status f			•	MPIN Configur	ration bit (FPOF	R<7>):
	• If PWMPIN = 1	-		-	-	-	-
		· · ·		(I)	0		5 ,

REGISTER 15-5: PWMxCON1: PWMx CONTROL REGISTER 1⁽¹⁾

are initially programmed as inputs (i.e., tri-stated).
If PWMPIN = 0, the PWMx pins are controlled by the PWMx module at Reset and are therefore initially programmed as output pins.

11.0		11.0	11.0	D/M/ O	D/M/ O	D/M/ O	D/M/ C			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	—	—	SEVOPS3	SEVOPS2	SEVOPS1	SEVOPS0			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_	—	—	—	—	IUE	OSYNC	UDIS			
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 11-8	SEVOPS<3:(1111 = 1:16)		cial Event Triç	gger Output Po	stscale Select b	bits				
	0001 = 1:2 postscale 0000 = 1:1 postscale									
bit 7-3	•	ted: Read as '	0'							
bit 2	IUE: Immedia	ate Update Ena	ble bit							
		to the active Px to the active Px			ed to the PWM	x time base				
bit 1	OSYNC: Output ov	 D = Updates to the active PxDC registers are synchronized to the PWMx time base DSYNC: Output Override Synchronization bit D = Output overrides via the PxOVDCON register are synchronized to the PWMx time base D = Output overrides via the PxOVDCON register occur on next TCY boundary 								
bit 0	UDIS: PWMx 1 = Updates f	Update Disabl	e bit e and Period	Buffer registers Buffer registers	are disabled	·				

REGISTER 15-6: PWMxCON2: PWMx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
DTBPS1	DTBPS0	DTB5	DTB4	DTB3	DTB2	DTB1	DTB0				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
DTAPS1	DTAPS0	DTA5	DTA4	DTA3	DTA2	DTA1	DTA0				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15-14	DTBPS<1:0>	: Dead-Time U	nit B Prescale	e Select bits							
		1 = Clock period for Dead-Time Unit B is 8 Tcy									
		eriod for Dead-									
	01 = Clock period for Dead-Time Unit B is 2 Tcy 00 = Clock period for Dead-Time Unit B is Tcy										
bit 13-8	•	Insigned 6-Bit E			ime I Init B hits						
		: Dead-Time U									
bit 7-6											
		eriod for Dead- eriod for Dead-									
		eriod for Dead-									
		eriod for Dead-									
	50 0.00kp										

REGISTER 15-7: PxDTCON1: PWMx DEAD-TIME CONTROL REGISTER 1

bit 5-0 DTA<5:0>: Unsigned 6-Bit Dead-Time Value for Dead-Time Unit A bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
—	—	—	_	—	—	—						
bit 15							bit 8					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	—	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I					
bit 7							bit (
Legend:	1 1 2											
R = Readat		W = Writable		-	nented bit, read							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown					
bit 15-6	Unimplome	nted: Dood oo '	o'									
bit 5	•	nted: Read as '			- h:+							
DIT 5		ad-Time Select f	•	nal Going Active	e dit							
		ne provided from ne provided from										
bit 4		d-Time Select fo		al Going Inactiv	re bit							
		ne provided from	•	an eenig maeni	0.011							
		ne provided from										
bit 3	DTS2A: Dea	ad-Time Select f	or PWM2 Sig	nal Going Active	e bit							
		1 = Dead time provided from Unit B										
		0 = Dead time provided from Unit A										
bit 2		d-Time Select fo	0	al Going Inactiv	e bit							
		1 = Dead time provided from Unit B										
		ne provided from			1.12							
bit 1		TS1A: Dead-Time Select for PWM1 Signal Going Active bit										
		ne provided from ne provided from										
bit 0		•		al Coing Inactiv	vo hit							
	DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit											
		 Dead time provided from Unit B Dead time provided from Unit A 										

REGISTER 15-8: PxDTCON2: PWMx DEAD-TIME CONTROL REGISTER 2

REGISTE	ER 15-9: PxFL	TACON: PWN	Ix FAULT A	CONTROL F	REGISTER ^{(1,2}	2,3,4,5)	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L
bit 15							bit 8
R/W-0) U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
FLTAN			_	_	FAEN3	FAEN2	FAEN1
bit 7							bit
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-14	Unimpleme	nted: Read as '	0'				
bit 13-8	-	1>:FAOVxL<3:		t A PWMx Ove	erride Value bits	6	
		Mx output pin is	•				
	0 = The PW	Mx output pin is	driven inactiv	e on an extern	al Fault input e	vent	
bit 7	FLTAM: Fau	It A Mode bit					
		lt A input pin fur					
				ol pins to the p	rogrammed sta	tes in PxFLTAC	ON<13:8>
bit 6-3	Unimpleme	nted: Read as '	0'				
bit 2		It Input A Enabl					
		3/PWMxL3 pin 3/PWMxL3 pin					
bit 1	FAEN2: Fau	lt Input A Enabl	e bit				
		2/PWMxL2 pin		• •			
		2/PWMxL2 pin		trolled by Fault	t Input A		
bit 0		It Input A Enabl					
		1/PWMxL1 pin					
	$0 = PVVIVIXH^{2}$	1/PWMxL1 pin	pair is not con	trolled by Fault	t Input A		
Note 1:	On PIC24FJ(16/3 pull-down resistor			e FLTA1 pin is	supported, but	requires an ext	ternal
2:	On PIC24FJ(16/3		•	and dePIC33E	- 132MC104 (44	-nin) devices th	$rap \overline{FITA1}$ and
2.	FLTB1 pins are su				-		
3:	The PxFLTACON		-			8 "Write-Protec	ted
	Registers" for mo	ore information	on the unlock	sequence.			
4:	Comparator outpu						
	modules for Fault dedicated FLTA1			ternally conne	ct the desired c	comparator outp	ut pin to the
5:	During any Reset	-	-	led by default :	and must be de	ared as descri	hed in
5.	Section 15.2 "PV					Jaioa, as assor	
	Section 15.2 PV	VIVIX FOUITS .					

REGISTER 15-9: PxFLTACON: PWMx FAULT A CONTROL REGISTER^(1,2,3,4,5)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FBOV1L			
bit 15							bit 8			
R/W-0) U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1			
FLTB	л —	—	—	—	FBEN3	FBEN2	FBEN1			
bit 7							bit			
Legend:	11.1%					(0)				
R = Read		W = Writable		-	nented bit, read					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15-14	Unimplemen	ted: Read as '	٥'							
bit 13-8	-			t B PWMx Ove	erride Value bits					
			=		Fault input eve					
					al Fault input ev					
bit 7	FLTBM: Faul	FLTBM: Fault B Mode bit								
		B input pin fur								
		• •		ol pins to the pr	ogrammed stat	es in PxFLTBC	ON<13:8>			
bit 6-3	Unimplemen	ted: Read as '	0'							
bit 2		t Input B Enabl								
		/PWMxL3 pin p								
		/PWMxL3 pin p		rolled by Fault	Input B					
bit 1		t Input B Enabl /PWMxL2 pin p		ad by Fault Inn	ut D					
		/PWMxL2 pin p		• •						
bit 0		t Input B Enabl		· · · · , · · · ·						
		/PWMxL1 pin p		ed by Fault Inp	ut B					
	0 = PWMxH1	/PWMxL1 pin p	pair is not cont	rolled by Fault	Input B					
Note 1:	On PIC24FJ(16/32)MC102 and P	IC24FJ32MC	104 devices, th	e FLTA1 and FL	TB1 pins are s	upported and			
	do not require an e	-								
2:	The PxFLTBCON				to Section 15.3	"Write-Protec	ted			
•	Registers" for mo									
3:	Comparator output modules for Fault									
	dedicated FLTA1									
			-							
4:	During any Reset	event, the FLTE	31 pin is enab	led by default a	and must be cle	ared as describ	oed in			

REGISTER 15-10: PxFLTBCON: PWMx FAULT B CONTROL REGISTER^(1,2,3,4)

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L
bit 7							bit 0
Legend:							

REGISTER 15-11: PXOVDCON: PWMx OVERRIDE CONTROL REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **POVDxH<3:1>:POVDxL<3:1>:** PWMx Output Override bits

1 = Output on PWMx I/O pin is controlled by the PWMx generator

0 = Output on PWMx I/O pin is controlled by the value in the corresponding POUTxH:POUTxL bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 POUTxH<3:1>:POUTxL<3:1>: PWMx Manual Output bits

1 = PWMx I/O pin is driven active when the corresponding POVDxH:POVDxL bits are cleared

0 = PWMx I/O pin is driven inactive when the corresponding POVDxH:POVDxL bits are cleared

REGISTER 15-12: PxDC1: PWMx DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	1<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	21<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 PDC1<15:0>: PWMx Duty Cycle 1 Value bits

REGISTER 15-13: PxDC2: PWMx DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PDC2<15:8>									
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PDC2<7:0>									
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PDC2<15:0>: PWMx Duty Cycle 2 Value bits

REGISTER 15-14: PxDC3: PWMx DUTY CYCLE REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	3<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	3<7:0>				
bit 7							bit 0	
Legend:								
-								
R = Readable	DIT	W = Writable	DIT	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 15-0 PDC3<15:0>: PWMx Duty Cycle 3 Value bits

REGISTER 15-15: PWMxKEY: PWMx KEY UNLOCK REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWMK	EY<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWM	(EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 **PWMKEY<15:0>:** PWMx Key Unlock bits

If the PWMLOCK Configuration bit is asserted (PWMLOCK = 1), the PWMxCON1, PxFLTACON and PxFLTBCON registers are writable only after the proper sequence is written to the PWMxKEY register.

If the PWMLOCK Configuration bit is deasserted (PWMLOCK = 0), the PWMxCON1, PxFLTACON and PxFLTBCON registers are writable at all times.

Refer to "Motor Control PWM" (DS39735) in the "dsPIC33/PIC24 Family Reference Manual" for further details about the unlock sequence.

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (DS39699) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual"" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®] Inc.


Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of four pins:

- SDIx (Serial Data Input)
- SDOx (Serial Data Output)
- SCKx (shift clock input or output)
- SSx (Active-Low Slave Select).

In Master mode operation, SCKx is a clock output. In Slave mode, it is a clock input.

FIGURE 16-1: SPIX MODULE BLOCK DIAGRAM^(1,2)



16.1 SPIx Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on \overline{SSx} .

Note:	This	insures	that	the	first	fr	ame	
	transr	nission	after	initializ	ation	is	not	
	shifte	shifted or corrupted.						

- 2. In Non-Framed 3-Wire mode, (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = 0, always place a pull-down resistor on \overline{SSx} .
- **Note:** This will insure that during power-up and initialization, the master/slave will not lose sync due to an errant SCKx transition that would cause the slave to accumulate data shift errors for both transmit and receive, appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIx-CON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync Pulse is active on the SSx pin, which indicates the start of a data frame.

Note:	Not all third-party devices support Frame
	mode timing. Refer to the SPIx electrical
	characteristics for details.

- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.
- 5. To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

16.2 SPIx Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en554339

16.2.1 KEY RESOURCES

- "Serial Peripheral Interface (SPI)" (DS39699) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

16.3 SPIx Control Registers

REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN	—	SPISIDL	_	-	—	—	—
bit 15							bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
—	SPIROV	—	—	—	—	SPITBF	SPIRBF

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	SPIEN: SPIx Enable bit
	1 = Enables module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins 0 = Disables module
bit 14	Unimplemented: Read as '0'
bit 13	SPISIDL: SPIx Stop in Idle Mode bit
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12-7	Unimplemented: Read as '0'
bit 6	SPIROV: SPIx Receive Overflow Flag bit
	 1 = A new byte/word is completely received and discarded; the user software has not read the previous data in the SPIxBUF register 0 = No overflow has occurred.
bit 5-2	Unimplemented: Read as '0'
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	 1 = Transmit has not yet started, SPIxTXB is full 0 = Transmit has started, SPIxTXB is empty Automatically set in hardware when CPU writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	 1 = Receive is complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.

REGISTE	ER 16-2: SPIXO	CON1: SPIx C	ONTROL RE	EGISTER 1						
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	—	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾			
bit 15							bi			
R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN ⁽	²⁾ CKP	MSTEN	SPRE2 ⁽³⁾	SPRE1 ⁽³⁾	SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	PPRE0 ⁽³			
bit 7							bi			
Legend:										
R = Read	able bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value	e at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-13	-	nted: Read as								
bit 12		DISSCK: Disable SCKx Pin bit (SPI Master modes only)								
		SPIx clock is di		ctions as I/O						
h:+ 11		SPIx clock is er								
bit 11		DISSDO: Disable SDOx Pin bit								
		 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module 								
bit 10		MODE16: Word/Byte Communication Select bit								
	1 = Commur	nication is word	-wide (16 bits)							
bit 9		0 = Communication is byte-wide (8 bits)								
DIL 9	Master mode	SMP: SPIx Data Input Sample Phase bit								
	1 = Input dat	<u>s.</u> ta is sampled at ta is sampled at								
	Slave mode:			-						
bit 8		SMP must be cleared when SPIx is used in Slave mode. CKE: SPIx Clock Edge Select bit ⁽¹⁾								
	1 = Serial ou	itput data chang	ges on transitio							
hit 7		Itput data chang				ve clock state (see bit 6)			
bit 7		SSEN: Slave Select Enable bit (Slave mode) ⁽²⁾								
		1 = <u>SSx</u> pin is used for Slave mode 0 = SSx pin is not used by module; pin is controlled by port function								
bit 6	-	CKP: Clock Polarity Select bit								
	1 = Idle state	e for clock is a h e for clock is a h	nigh level; activ							
bit 5		ster Mode Enat								
5.1 0	1 = Master n 0 = Slave m	node								
Note 1:	The CKE bit is no		amed SPI mor	des. Program t	his bit to '0' for	the Framed SP	l modes			
	(FRMEN = 1).			2001 i ogiuin i						
2:	This bit must be c	leared when Fl	RMEN = 1.							
3:	Do not set both p	rimarv and seco	ondary prescal	ers to a value	of 1:1.					

REGISTER 16-2. SPINCON1. SPIN CONTROL REGISTER 1

3: Do not set both primary and secondary prescalers to a value of 1:1.

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)⁽³⁾
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - •
 - •
 - •
 - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)⁽³⁾
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - **2:** This bit must be cleared when FRMEN = 1.
 - 3: Do not set both primary and secondary prescalers to a value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL		—	_	—	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0			
	—	_	—			FRMDLY	—			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	FRMEN: Framed SPIx Support bit									
	1 = Framed SPIx support is enabled (SSx pin is used as the Frame Sync Pulse input/output)									
		SPIx support is								
bit 14	SPIFSD: SPIx Frame Sync Pulse Direction Control bit									
	1 = Frame Sync Pulse input (slave) 0 = Frame Sync Pulse output (master)									
h:+ 40	,		,							
bit 13		FRMPOL: Frame Sync Pulse Polarity bit								
		1 = Frame Sync Pulse is active-high 0 = Frame Sync Pulse is active-low								
bit 12-2	-	Unimplemented: Read as '0'								
bit 1	-	FRMDLY: Frame Sync Pulse Edge Select bit								
		/nc Pulse coinc	0							
	•	/nc Pulse prece								
bit 0	Unimplemented: This bit must not be set to '1' by the user application.									

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to "Inter-Integrated Circuit[™] (I²C[™])" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated CircuitTM (I²CTM) module provides complete hardware support for both Slave and Multi-Master modes of the I²C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock
- The SDAx pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The I²C module can operate either as a slave or a master on an I²C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing


For details about the communication sequence in each of these modes, refer to the Microchip web site (www.microchip.com) for the latest *"dsPIC33/PIC24 Family Reference Manual"* sections.

17.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CxSTAT are read/write:

- · I2CxRSR is the shift register used for shifting data
- I2CxRCV is the receive buffer and the register to which data bytes are written or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- I2CxADD register holds the slave address
- ADD10 status bit indicates 10-Bit Addressing mode
- I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.



REGISTER	17-1: I2CxC	ON: I2Cx CC	ONTROL REG	SISTER							
R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7							bit C				
Legend:		HC = Hardwa	are Clearable b	it							
R = Readable	e bit	W = Writable			mented bit, read	d as '0'					
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	nown				
	-						-				
bit 15	12CEN: 12Cx	Enable bit									
	1 = Enables	the I2Cx modu	le and configur	es the SDAx a	and SCLx pins a	as serial port pi	าร				
					by port function						
bit 14	Unimplemer	nted: Read as	'0'								
bit 13	12CSIDL: 120	Cx Stop in Idle	Mode bit								
	1 = Discontinues module operation when device enters an Idle mode										
	0 = Continues module operation in Idle mode										
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)										
	1 = Releases SCLx clock 0 = Holds SCLx clock low (clock stretch)										
	If STREN = 1:										
	Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clears										
	at beginning of every slave data byte transmission. Hardware clears at end every of slave address byte										
	reception. Hardware clears at every slave data byte reception.										
	$\frac{\text{If STREN} = 0}{\text{Bit is } R/S (i e)}$		only write '1' to	release clock)	. Hardware clea	ars at beginning	of every slave				
bit 11	data byte transmission. Hardware clears at end of every slave address byte reception. IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit										
	 1 = IPMI mode is enabled; all addresses Acknowledged 0 = IPMI mode is disabled 										
bit 10	A10M: 10-bit Slave Address bit										
	1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address										
bit 9	DISSLW: Disable Slew Rate Control bit										
	1 = Slew rate control is disabled 0 = Slew rate control is enabled										
bit 8											
		SMEN: SMBus Input Levels bit 1 = Enables I/O pin thresholds compliant with SMBus specification									
	1 = Enables I/O pin thresholds compliant with SMBus specification 0 = Disables SMBus input thresholds										
bit 7	GCEN: General Call Enable bit (when operating as l^2C slave)										
	1 = Enables reception	1 = Enables interrupt when a general call address is received in the I2CxRSR (module is enabled for									
		call address is	disabled								
bit 6	STREN: SCI	_x Clock Stretc	h Enable bit (w	hen operating	as I ² C slave)						
		unction with the									
			eives clock stre								
		sonware or re	ceives clock str	etching							

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clears at end of master Acknowledge sequence. 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as l^2C master)
	1 = Enables Receive mode for l^2 C. Hardware clears at end of eighth bit of master receive data byte. 0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clears at end of master Stop sequence. 0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware clears at end of master Repeated Start sequence.
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Start condition on SDAx and SCLx pins. Hardware clears at end of master Start sequence.0 = Start condition is not in progress

REGISTER 1	7-2: 12CxS	STAT: I2Cx ST	ATUS REGIS	STER					
R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC		
ACKSTAT	TRSTAT	—	—	—	BCL	GCSTAT	ADD10		
bit 15							bit 8		
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC		
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, read	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own		
C = Clearable	bit	HS = Hardware	e Settable bit	HSC = Hardw	vare Settable/C	learable bit			
bit 15	(when operat 1 = NACK red 0 = ACK rece	cknowledge Sta ing as I ² C mast ceived from slav sived from slave is or clears at e	er, applicable t /e		mit operation)				
bit 14	 TRSTAT: Transmit Status bit (when operating as I²C master, applicable to master transmit operation) 1 = Master transmit is in progress (8 bits + ACK) 0 = Master transmit is not in progress Hardware sets at beginning of master transmission. Hardware clears at end of slave Acknowledge. 								
bit 13-11	Unimplemen	ted: Read as ')'						
bit 10	BCL: Master	Bus Collision D	etect bit						
	 1 = A bus collision has been detected during a master operation 0 = No collision Hardware sets at detection of bus collision. 								
bit 9	GCSTAT: Ge	STAT: General Call Status bit							
	 1 = General call address was received 0 = General call address was not received Hardware sets when address matches general call address. Hardware clears at Stop detection. 						tection.		
bit 8	ADD10: 10-E	Bit Address State	us bit						
	0 = 10-bit add	dress was matc dress was not m ts at match of 2	natched	ched 10-bit add	dress. Hardware	e clears at Stop	detection.		
bit 7		e Collision Dete							
	1 = An attempt to write to the I2CxTRN register failed because the I^2C module is busy 0 = No collision Hardware sets at occurrence of write to I2CxTRN while busy (cleared by software).								
bit 6	I2COV: Rece	ive Overflow Fla	ag bit						
	0 = No overfl			-		-			
bit 5		-		-					
Dit U	 Hardware sets at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). D_A: Data/Address bit (when operating as I²C slave) 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was a device address Hardware clears at device address match. Hardware sets by reception of slave byte. 								

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware sets or clears when Start, Repeated Start or Stop is detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware sets or clears when Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave
	Hardware sets or clears after reception of an I^2C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive is not complete, I2CxRCV is empty
	Hardware sets when I2CxRCV is written with received byte. Hardware clears when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty
	Hardware sets when software writes to I2CxTRN. Hardware clears at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	_	_	_	—	AMSK	(<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Mask for Address bit x Select bits

1 = Enables masking for bit x of incoming message address; bit match is not required in this position

0 = Disables masking for bit x; bit match is required in this position

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "UART" (DS39708) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, and RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8-Bit or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 6 bps at 16x mode at 16 MIPS
- Baud Rates Ranging from 4 Mbps to 24.4 bps at 4x mode at 16 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for All UART Error Conditions
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA® Support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver




FIGURE 18-1: UARTX SIMPLIFIED BLOCK DIAGRAM

18.1 UARTx Helpful Tips

- In multi-node, direct-connect UART networks, UARTx receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin
 - b) If URXINV = 1, use a pull-down resistor on the RX pin
- 2. The first character received on a wake-up from Sleep mode, caused by activity on the UxRX pin of the UARTx module, will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid. This is to be expected.

18.2 UARTx Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.



18.2.1 KEY RESOURCES

- "UART" (DS39708) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

18.3 UARTx Control Registers

REGISTER 18-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN ⁽¹⁾		USIDL	IREN ⁽²⁾	RTSMD	—	UEN1	UEN0		
bit 15							bit 8		
	DAM 0		DAM 0	D/M/ O	D/M/ O	D/M/ 0	D/M/ 0		
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL		
bit 7							bit		
Legend:		HC = Hardwa	re Clearable b	oit					
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	UARTEN: UA	ARTx Enable bit	(1)						
				e controlled by	UARTx as def	ined by UEN<1:	0>		
						UARTx power c			
bit 14	Unimplemen	ted: Read as 'd)'						
bit 13	USIDL: UAR	Tx Stop in Idle M	Mode bit						
		nues module op			Idle mode				
		es module opera							
oit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾								
		oder and decoo oder and decoo							
bit 11	RTSMD: Mod	de Selection for	UxRTS Pin b	it					
		oin in Simplex m oin in Flow Cont							
bit 10	Unimplemen	ted: Read as 'd)'						
bit 9-8	UEN<1:0>: L	JARTx Pin Enat	ole bits						
	10 = UxTX, U 01 = UxTX, U	JxRX, UxCTS a JxRX and UxRT nd UxRX pins a	nd UxRTS pir S pins are er	ns are enabled nabled an <u>d use</u>	l and used ed; UxCTS pin i	controlled by post s controlled by p /BCLK pins are	port latches		
bit 7	WAKE: Wake	e-up on Start Bit	Detect Durin	g Sleep Mode	Enable bit				
	hardware	vill continue to s e on following ri -up is enabled		RX pin; interru	pt is generated	l on falling edge	; bit cleared in		
oit 6		ARTx Loopback	Mode Select	bit					
	1 = Enables	Loopback mode k mode is disab	e						
oit 5	•	o-Baud Enable							
				he next charac	ter – requires i	eception of a Sy	ync field (55h		
	before of	ther data; cleare e measurement	ed in hardwar	e upon comple			(
Note 1: Ref	fer to "UART"	(DS39708) in th	e "dsPIC33/P	IC24 Family Re	eference Manua	" for information	n on enabling		
		for receive or tr	-						
2. Thi	e faatura ie anly	v available for th	na 16v BPC r	node (BRGH -	- 0)				

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	URXINV: UARTx Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to "**UART**" (DS39708) in the "*dsPIC33/PIC24 Family Reference Manual*" for information on enabling the UART module for receive or transmit operation.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	HC = Hardware Clearable bit	C = Clearable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13	UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits
	11 = Reserved; do not use
	10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
	01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
	 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
bit 14	UTXINV: UARTx Transmit Polarity Inversion bit
	<u>If IREN = 0:</u> 1 = UxTX Idle state is '0' 0 = UxTX Idle state is '1'
	$\frac{\text{If IREN} = 1:}{1 = \text{IrDA}^{\text{®}} \text{ encoded, UxTX Idle state is '1'}}$
	1 = IrDA° encoded, UXTX Idle state is 1 0 = IrDA encoded, UXTX Idle state is '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: UARTx Transmit Enable bit ⁽¹⁾
	 1 = Transmit is enabled, UxTX pin is controlled by UARTx 0 = Transmit is disabled, any pending transmission is aborted and buffer is reset; UxTX pin is controlled by port
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on UxRSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on UxRSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer; receive buffer has one or more characters.

Note 1: Refer to "**UART**" (DS39708) in the "*dsPIC33/PIC24 Family Reference Manual*" for information on enabling the UART module for transmit operation.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read-only/clear only)
	1 = Receive buffer has overflowed
	$0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state$
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to "**UART**" (DS39708) in the "*dsPIC33/PIC24 Family Reference Manual*" for information on enabling the UART module for transmit operation.

19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "10-Bit ADC with 4 Simultaneous Conversions" (DS39737) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices have up to 14 ADC module input channels.

19.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) Conversion
- Conversion Speeds of up to 1.1 Msps
- Up to 14 Analog Input Pins
- Four Sample-and-Hold Circuits for Simultaneous Sampling of up to Four Analog Input Pins
- Automatic Channel Scan mode
- Selectable Conversion Trigger Source
- Selectable Buffer Fill modes
- Four Result Alignment Options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes
- 16-Word Conversion Result Buffer


Depending on the particular device pinout, the ADC can have up to 14 analog input pins, designated AN0 through AN5.

Block diagrams of the ADC module are shown in Figure 19-1 and Figure 19-2.

19.2 ADC Initialization

To configure the ADC module:

- 1. Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>).
- Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
- 3. Determine how many Sample-and-Hold channels will be used (AD1CON2<9:8>).
- 4. Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
- 5. Select the way conversion results are presented in the buffer (AD1CON1<9:8>).
- 6. Turn on the ADC module (AD1CON1<15>).
- 7. Configure the ADC interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select the ADC interrupt priority.








FIGURE 19-2: ADC1 BLOCK DIAGRAM FOR PIC24FJXXMC102 DEVICES





FIGURE 19-3: ADC1 BLOCK DIAGRAM FOR PIC24FJXXMC104 DEVICES

FIGURE 19-4: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



19.3 ADC Helpful Tips

- 1. The SMPI<3:0> (AD1CON2<5:2>) control bits:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
 - b) When the CSCNA bit (AD1CON2<10>) is set to '1', they determine when the ADC analog scan channel list, defined in the AD1CSSL register, starts over from the beginning.
- The ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF, regardless of which analog inputs are being used subject to the SMPI<3:0> bits (AD1CON2<5:2>). There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- 3. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in Manual Sample mode, particularly where the user's code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.

19.4 ADC Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en554339

19.4.1 KEY RESOURCES

- "10-Bit Analog-to-Digital Converter (ADC) with 4 Simultaneous Conversions" (DS39737) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
ADON	—	ADSIDL	_	_	_	FORM1	FORM0
bit 15				•			bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0, HC, HS	R/C-0, HC, HS
SSRC2	SSRC1	SSRC0		SIMSAM	ASAM	SAMP	DONE
bit 7							bit C
Logondi		HC = Hardware	Claarabla bit		antad hit raa		
Legend:	Ja hit			•			
R = Readab		W = Writable bit		HS = Hardwar		C = Clearable bi	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn
bit 15		C Operating Mag	la hit				
DIL 15		C Operating Moc nodule is operatir					
	0 = ADC i		'Y				
bit 14	Unimplem	ented: Read as '	0'				
bit 13	-	ADC Stop in Idle N					
	1 = Discor	ntinues module op	peration whe	n device enters	Idle mode		
	0 = Contir	ues module oper	ation in Idle r	node			
bit 12-10	Unimplemented: Read as '0'						
bit 9-8		D>: Data Output F					
		d fractional (Dou			0, where $s = $.	NOT.d<9>)	
		ional (DOUT = ddo ed integer (DOUT =			where $s = N($	(<9>b TC	
		er (DOUT = 0000				3	
bit 7-5	SSRC<2:0	>: Sample Clock	Source Sele	ct bits			
	111 = Inte	rnal counter ends	sampling ar	id starts conver	sion (auto-con	vert)	
	110 = CTN	-					
	101 = Res 100 = Res						
		or control PWMx	interval ends	sampling and	starts conversi	ion	
		Timer3 compare					
		ve transition on IN aring sample bit e	-			on	
bit 4		ented: Read as '					
bit 3	-	Simultaneous Sar		oit (applicable o	nly when CHP	S < 1:0 > = 0.1 or 1	x)
		les CH0, CH1, CH	-		-		
	simult	aneously (when C	HPS<1:0> =	:01)		, ,	
	0 = Samp	les multiple chanr	els individua	Illy in sequence	•		
bit 2		C Sample Auto-S					
		ling begins imme ling begins when			SAMP bit is a	uto-set	
bit 1		C Sample Enable					
		Sample-and-Hold		e samplina			
		Sample-and-Hold	•				
	If ASAM =	0, software can	write '1' to b	egin sampling.			
		00, software can w				on. If SSRC ≠ 00	0, automatically
	ciealed by	hardware to end	samping and	a start conversi	UH.		

REGISTER 19-1: AD1CON1: ADC1 CONTROL REGISTER 1

REGISTER 19-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

- bit 0 **DONE:** ADC Conversion Status bit
 - 1 = ADC conversion cycle is completed
 - 0 = ADC conversion has not started or is in progress

Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear the DONE bit status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0					
VCFG2	VCFG1	VCFG0		—	CSCNA	CHPS1	CHPS0					
bit 15		•		·			bit					
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
BUFS	<u> </u>	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS					
bit 7			Olvin 12			Dorim	bit					
Legend:												
R = Readable	e bit	W = Writable	e bit	U = Unimpler	mented bit, rea	d as '0'						
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15-13	VCFG<2:0	>: ADC Convert	er Voltage Refe	erence Configui	ation bits							
		ADREF+	ADREF-									
	xxx	AVdd	AVss									
bit 12-11	Unimplem	ented: Read as	'0'									
bit 10	CSCNA: Scan Input Selections for CH0+ During Sample A bit											
	1 = Scans inputs											
	0 = Does not scan inputs											
bit 9-8	CHPS<1:0>: Select Channels Utilized bits											
	1x = Converts CH0, CH1, CH2 and CH3 01 = Converts CH0 and CH1											
	00 = Conve											
bit 7	BUFS: Buf	fer Fill Status bit	(valid only who	en BUFM = 1)								
		1 = ADC is currently filling second half of buffer, user application should access data in the first half										
		currently filling		er, user applica	tion should acc	ess data in the	second half					
bit 6	-	ented: Read as										
bit 5-2	SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits											
	1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence 1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence											
	•											
	•											
	•			0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence								
	0001 = Inte						се					
bit 1	0001 = Inte 0000 = Inte	errupts at the co	mpletion of cor				ce					
bit 1	0001 = Inte 0000 = Inte BUFM: Buf		mpletion of cor lect bit	version for eac	h sample/conv	ert sequence						
	0001 = Inte 0000 = Inte BUFM: Buf 1 = Starts f 0 = Always	errupts at the co ffer Fill Mode Se illing first half of starts filling buf	mpletion of cor lect bit buffer on first i fer from the be	nversion for eac nterrupt and the ginning	h sample/conv	ert sequence						
bit 1 bit 0	0001 = Inte 0000 = Inte BUFM: Buf 1 = Starts f 0 = Always ALTS: Alte	errupts at the co ffer Fill Mode Se illing first half of	mpletion of cor lect bit buffer on first i er from the be ple Mode Sele	nversion for eac nterrupt and the ginning ct bit	h sample/conve	ert sequence f buffer on next	interrupt					

REGISTER 19-2: AD1CON2: ADC1 CONTROL REGISTER 2

REGISTER 1	9-3: AD1C	ON3: ADC1 C	ONTROL RE	EGISTER 3			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC		_	SAMC4 ⁽¹⁾	SAMC3 ⁽¹⁾	SAMC2 ⁽¹⁾	SAMC1 ⁽¹⁾	SAMC0 ⁽¹⁾
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7 ⁽²⁾	ADCS6 ⁽²⁾	ADCS5 ⁽²⁾	ADCS4 ⁽²⁾	ADCS3 ⁽²⁾	ADCS2 ⁽²⁾	ADCS1 ⁽²⁾	ADCS0 ⁽²⁾
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
	_						-
bit 15	ADRC: ADC	Conversion Clo	ck Source bit				
	1 = ADC inter	rnal RC clock					
	0 = Clock der	ived from syste	m clock				
bit 14-13	Unimplemen	ted: Read as ')'				
bit 12-8	SAMC<4:0>: Auto-Sample Time bits ⁽¹⁾						
	11111 = 31 T	TAD					
	•						
	•						
	•						
	00001 = 1 TA 00000 = 0 TA						
bit 7-0	ADCS<7:0>:	ADC Conversio	on Clock Selec	t bits ⁽²⁾			
	11111111 =						
	•						
	•						
	•						
	•						
	01000000 =	Reserved					
		TCY · (ADCS<7	7:0> + 1) = 64	• TCY = TAD			
	•						
	•						
	•						
	00000010 =	TCY · (ADCS<7	7:0> + 1) = 3 ⋅	TCY = TAD			
		TCY · (ADCS<7					
	00000000 =	TCY · (ADCS<7	′:0> + 1) = 1 ·	TCY = TAD			
Note 1: This	s bit onlv used i	if AD1CON1<7:	5> (SSRC<2:(D>) = 1.			
	•	if AD1CON3<		,			
			· - /				

REGISTER 19-3: AD1CON3: ADC1 CONTROL REGISTER 3

REGISTER	13-4. ADICI	13123. ADCT		$\mathbf{I}, \mathbf{Z},$	3 SELECT RE	GIGTER				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
	_	—	—	—	CH123NB1	CH123NB0	CH123SB			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_	—	—	—	—	CH123NA1	CH123NA0	CH123SA			
bit 7							bit 0			
Legend:	- hit		:4		mented bit week					
	R = Readable bit W = Writable bit		IT	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	iown			
bit 15-11	Unimplemen	ted: Read as '0	,							
bit 10-9	-			Input Salaat f	or Somple P hit	2				
bit 10-9			•	Input Select I	or Sample B bit	5				
	PIC24FJ32MC101 Devices Only: 11 = Reserved									
		10 = Reserved								
	0x = CH1, CH2, CH3 negative input is AVss									
	PIC24FJ32M	C101/102 Devic	<u>es Only:</u>							
			N9, CH2 nega	ative input is A	N10, CH3 nega	tive input is not	t connected			
	10 = Reserve									
		12, CH3 negativ	•	S						
		C104 Devices (tive input is A	N10, CH3 nega	utive input is AN	111			
					N7, CH3 negati					
		12, CH3 negativ			, en e nega.					
bit 8	CH123SB: C	nannel 1, 2, 3 Po	ositive Input S	Select for Sam	ple B bit					
	PIC24FJXX/N	IC101 Devices	Only:							
	1 = CH1 positive input is AN3, CH2 and CH3 positive inputs are not connected									
	0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2									
	All Other Devices:									
	 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2 									
bit 7-3	-	ted: Read as '0	-		, on to poolate a					
bit 2-1	•			Input Solact f	or Sample A bit	2				
		10:9> for the av		•		3				
bit 0		nannel 1, 2, 3 P		·	nle A hit					
		for the available	-		ואיס א טונ					
			settings.							

REGISTER 19-4: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NB			CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0		
bit 15							bit		
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NA	—	_	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
oit 15	CHONR: Cha	nnel 0 Negative	Input Select f	or Sample R b	it				
511 10) negative input	-		n.				
) negative input							
bit 14-13	Unimplemen	ted: Read as 'o	,						
oit 12-8	CH0SB<4:0>	: Channel 0 Po	sitive Input Se	lect for Sample	e B bits				
	11111-1000	0 = Reserved;	do not use						
		nnel 0 positive i							
		channels are co							
		nnel 0 positive			temperature se	ensor			
		nnel 0 positive i nnel 0 positive i							
		nnel 0 positive							
		nnel 0 positive i							
		nnel 0 positive							
	00111 = Cha	nnel 0 positive i	nput is AN7 ⁽²⁾						
	00110 = Channel 0 positive input is $AN6^{(2)}$								
	00101 = Channel 0 positive input is AN5 ⁽¹⁾								
	00100 = Channel 0 positive input is AN4 ⁽¹⁾								
	00011 = Channel 0 positive input is AN3 00010 = Channel 0 positive input is AN2								
		nnel 0 positive i							
		nnel 0 positive							
bit 7	CH0NA: Cha	nnel 0 Negative	Input Select f	or Sample A b	it				
) negative input							
bit 6-5) negative input ted: Read as '0							
bit 4-0	-	: Channel 0 Po		lect for Sample	A hits				
		12:8> for the av	=	-					
Note 1: Th	nis setting is avai	lable on all dev	ices excluding	the PIC24FJX	XMC101, whe	re it is reserved	d.		
	nis setting is avai		-						
	nis setting is avai			-					

3: This setting is available on all devices excluding the PIC24FJ16MC101/102, where it is reserved.

DAN			D AAL O	D 444 o	D 444 0		DAVA
R/W-0		U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	(4)	—			CSS<12:8> ⁽⁴ ,	0)	
bit 15							bit 8
R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CSS<	7:0> ^(4,5)			
bit 7							bit (
Legend:							
-	= Readable bit W = Writable bit			U = Unimple	mented bit, rea	ad as '0'	
-n = Value	-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			
bit 15	CSS15: ADC	C Input Scan Selec	ction bit ⁽⁴⁾				
	1 = Selects A	ANx for input scan					
	0 = Skips AN	Ix for input scan					
bit 14-13	Unimpleme	nted: Read as '0'					
bit 12-0	CSS<12:0>:	ADC Input Scan	Selection bi	its ^(4,5,6)			
	1 = Selects A	ANx for input scan					
	0 = Skips AN	Ix for input scan					
Note 1:	On devices without inputs selected for	ut 14 analog inputs r scan without a c	•				on. However,
2:	CSSx = ANx, whe	ere x = 0 through 1	2 and 15.				
3:	CTMU temperatu	re sensor input ca	nnot be sca	anned.			
4:	The CSS<15,12:1 other devices.	1,8:6> bits are av	ailable in th	e PIC24FJ32M	C104 device c	only and are reso	erved on all

REGISTER 19-6: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2,3)

- 5: The CSS<5:4> bits are available on all devices excluding the PIC24FJXXMC101, where they are reserved.
- **6:** The CSS<10:9> bits are available on all devices excluding the PIC24FJ16MC101/102, where they are reserved.

REGISTER 19-7: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

R/W-C	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	(4,5)	—		P	CFG<12:8> ^{(4,}	5,7)	
oit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PCFG<7	′:0> ^(4,5,6)			
bit 7							bit C
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
oit 14-13 oit 12-0	PCFG<12:0 : 1 = Port pin	nted: Read as '(> ADC Port Cor in Digital mode, in Analog mode,	nfiguration Cor port read inpu	t is enabled, Al	DC input multi		cted to AVss
Note 1:	On devices without ports without a co				y user. Howeve	er, PCFGx bits a	ire ignored on
2:	PCFGx = ANx, wi						
3:	PCFGx bits have When the bit is se			•	•		•
4:	Pins shared with a to enable any digit a '0', regardless of	tal function on th	nat pin. Readir				
5:	 a '0', regardless of the signal input level. The PCFG<15,12:11,8:6> bits are available in the dsPIC33FJ32(GP/MC)104 devices only and are reserved in all other devices. 						
		er devices.					
6:	The PCFG<5:4> t reserved.		e on all devices	s excluding the	dsPIC33FJXX	(GP/MC)101, w	here they are

NOTES:

20.0 COMPARATOR MODULE

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Comparator with Blanking" (DS39741) of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 comparator module provides three comparators that can be configured in different ways. As shown in Figure 20-1, individual comparator options are specified by the comparator module's Special Function Register (SFR) control bits.

These options allow users to:

- Select the edge for trigger and interrupt generation
- Select low-power control
- Configure the comparator voltage reference and band gap
- · Configure output blanking and masking

The comparator operating mode is determined by the input selections (i.e., whether the input voltage is compared to a second input voltage, to an internal voltage reference).





FIGURE 20-1: COMPARATOR I/O OPERATING MODES








FIGURE 20-3: USER-PROGRAMMABLE BLANKING FUNCTION BLOCK DIAGRAM



© 2011-2014 Microchip Technology Inc.

FIGURE 20-4: DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM



R/W-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
CMSIDL		—	—	—	C3EVT	C2EVT	C1EVT
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
	—	—	_	_	C3OUT	C2OUT	C1OUT
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	alue at POR '1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	CMSIDL: Cor						
				ators when devi rs in Idle mode	ice enters Idle r	node	
bit 14-11	Unimplemen	-	-				
bit 10	C3EVT: Com						
	1 = Comparat						
	0 = Comparat						
bit 9	C2EVT: Comparator 2 Event Status bit						
	1 = Comparator event occurred0 = Comparator event did not occur						
bit 8	C1EVT: Com						
	1 = Comparat 0 = Comparat						
bit 7-3	Unimplemen	ted: Read as	'0'				
bit 2	C3OUT: Com		out Status bit				
	$\frac{\text{When CPOL}}{1 = \text{VIN} + > \text{VIN}}$						
	1 = VIN + > VII $0 = VIN + < VII$	-					
	When CPOL :	= 1:					
	1 = VIN + < VII						
	0 = VIN + > VII						
bit 1	C2OUT: Com When CPOL :	-	out Status bit				
	1 = VIN + > VII						
	0 = VIN + < VIN						
	When CPOL :						
	1 = VIN+ < VI 0 = VIN+ > VI	-					
bit 0	C1OUT: Com		out Statue bit				
	When CPOL :						
	1 = VIN + > VIN						
	0 = VIN + < VIN	N-					
	When CPOL : 1 = VIN+ < VIN						

REGISTER 20-1: CMSTAT: COMPARATOR STATUS REGISTER

	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
CON	COE	CPOL	—	—	_	CEVT	COUT
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkno	own
			-				-
bit 15	CON: Compa	arator Enable b	it				
	-	tor is enabled					
		tor is disabled					
bit 14	COE: Compa	arator Output E	nable bit				
		ator output is pr ator output is in		XOUT pin			
bit 13	CPOL: Com	parator Output	Polarity Select	t bit			
	1 = Compara	ator output is in	verted				
	0 = Compara	tor output is no	ot inverted				
bit 12-10	Unimplemer	nted: Read as	0'				
bit 9	CEVT: Comparator Event bit						
		ator event acc s until the bit is		POL<1:0> setti	ngs occurred	l; disables future	e triggers an
	0 = Compara	ator event did r	not occur				
bit 8		parator Output					
		= 0 (non-inver	ted polarity):				
	1 = VIN+ > VI $0 = VIN+ < VI$						
	• • • • •	11N-					
	When CPOL	-1 (inverted r	olarity).				
	<u>When CPOL</u> 1 = VIN+ < VI	<u>= 1 (inverted p</u>	olarity):				
		IN-	olarity):				
bit 7-6	1 = VIN+ < VI0 = VIN+ > VI	IN- IN-		arity Select bits			
bit 7-6	1 = VIN+ < VI 0 = VIN+ > VI EVPOL<1:0> 11 = Trigger/ 10 = Trigger/	IN- IN- >: Trigger/Even /event/interrupt /event/interrupt	t/Interrupt Pola is generated or s generated or	on any change	of the compa	rator output (whi the polarity selec	
bit 7-6	1 = VIN+ < VI 0 = VIN+ > VI EVPOL<1:0> 11 = Trigger/ 10 = Trigger/ output (If CPOL	N- -: Trigger/Even /event/interrupt /event/interrupt while CEVT = 0 _ = 1 (inverted	t/Interrupt Pola is generated or s generated or)) polarity):	on any change Ily on high-to-low	of the compa		
bit 7-6	1 = VIN+ < VI 0 = VIN+ > VI EVPOL<1:02 11 = Trigger/ 10 = Trigger/ output (<u>If CPOI</u> Low-to- <u>If CPOI</u>	 N- Trigger/Even vevent/interrupt vevent/interrupt while CEVT = 0 _ = 1 (inverted high transition _ = 0 (non-inve 	t/Interrupt Pola is generated or s generated or o <u>polarity):</u> of the compara rted polarity):	on any change lly on high-to-low ator output.	of the compa		
bit 7-6	1 = VIN+ < VI 0 = VIN+ > VI EVPOL<1:0> 11 = Trigger/ 10 = Trigger/ output (<u>If CPOI</u> Low-to- <u>If CPOI</u> High-to 01 = Trigger/	N- N- /event/interrupt /event/interrupt while CEVT = 0 _ = 1 (inverted high transition _ = 0 (non-inve -low transition	t/Interrupt Pola is generated or s generated or <u>polarity):</u> of the compara of the compara generated only	on any change ily on high-to-low ator output.	of the compa w transition of		ted comparato
bit 7-6	1 = VIN+ < VI 0 = VIN+ > VI EVPOL<1:0> 11 = Trigger/ 10 = Trigger/ output (<u>If CPOI</u> High-to 01 = Trigger/ output (<u>If CPOI</u>	N- N- /event/interrupt /event/interrupt while CEVT = 0 _ = 1 (inverted high transition _ = 0 (non-inve -low transition /Event/Interrupt	t/Interrupt Pola is generated or s generated or <u>polarity):</u> of the compara <u>rted polarity):</u> of the compara generated only)) polarity):	on any change ily on high-to-low ator output. ator output. y on low-to-high	of the compa w transition of	the polarity selec	ted comparato
bit 7-6	1 = VIN+ < VI 0 = VIN+ > VI EVPOL<1:02 11 = Trigger/ 10 = Trigger/ output (<u>If CPOI</u> High-to 01 = Trigger/ output (<u>If CPOI</u> High-to If CPOI	N- iN- 'event/interrupt 'event/interrupt while CEVT = 0 <u>- = 1 (inverted</u> high transition <u>- = 0 (non-inve</u> -low transition ('Event/Interrupt while CEVT = 0 <u>- = 1 (inverted</u>	t/Interrupt Pola is generated or s generated or of the compara <u>rted polarity):</u> of the compara generated only <u>polarity):</u> of the compara rted polarity):	on any change lly on high-to-low ator output. ator output. y on low-to-high ator output.	of the compa w transition of	the polarity selec	ted comparato
bit 7-6	1 = VIN+ < VI 0 = VIN+ > VI EVPOL<1:0 11 = Trigger/ 10 = Trigger/ output (<u>If CPOI</u> High-to 01 = Trigger/ output (<u>If CPOI</u> High-to <u>If CPOI</u> Low-to-	IN- IN- /event/interrupt /event/interrupt /event/interrupt /event/interrupt /ingh transition _ = 0 (non-inve -low transition /Event/Interrupt while CEVT = 0 _ = 1 (inverted -low transition _ = 0 (non-inve _ = 0 (non-inve	t/Interrupt Pola is generated or s generated or of the compara <u>polarity):</u> of the compara generated only of the compara <u>polarity):</u> of the compara <u>rted polarity):</u> of the compara	on any change ily on high-to-low ator output. ator output. y on low-to-high ator output. ator output.	of the compa w transition of	the polarity selec	ted comparato

REGISTER 20-2: CMxCON: COMPARATOR x CONTROL REGISTER (CONTINUED)

bit 4	CREF: Comparator Reference Select bit (VIN+ input)
	1 = VIN+ input connects to internal CVREFIN voltage
	0 = VIN+ input connects to CxINA pin

- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = VIN- input of comparator connects to INTREF
 - 10 = VIN- input of comparator connects to CXIND pin
 - $\texttt{Ol}=\mathsf{VIN}\text{-}$ input of comparator connects to CXINC pin
 - ${\tt 00}$ = VIN- input of comparator connects to CXINB pin

REGISTER 20-3: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER

— — — SELSRCC3 SELSRCC2 SELSRCC1 SELSRCC0 bit 15 bit 8 bit 8 bit 8 bit 8 bit 8	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
bit 15 bit 8	—	—		—	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
	bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 |
| bit 7 | | | | | | | bit 0 |

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

1-1-AF 40 · - • . -

bit 15-12	Unimplemented: Read as '0'
bit 11-8	SELSRCC<3:0>: Mask C Input Select bits
	1111 = Reserved
	1110 = Reserved
	1101 = Reserved
	1100 = Reserved
	1011 = Reserved
	1010 = Reserved
	1001 = Reserved
	1000 = Reserved
	0111 = Reserved
	0110 = Reserved
	0101 = PWM1H3
	0100 = PWM1L3
	0011 = PWM1H2
	0010 = PWM1L2
	0001 = PWM1H1
	0000 = PWM1L1
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
bit 7-4	
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1100 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1100 = Reserved 1011 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1100 = Reserved 1011 = Reserved 1010 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1000 = Reserved 1011 = Reserved 1010 = Reserved 1010 = Reserved 1001 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1000 = Reserved 1010 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1000 = Reserved 1010 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 1000 = Reserved 1011 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1000 = Reserved 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 1011 = Reserved 0111 = Reserved 0110 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1000 = Reserved 1011 = Reserved 1001 = Reserved 1000 = Reserved 1000 = Reserved 0111 = Reserved 0111 = Reserved 0110 = Reserved 0110 = Reserved 0110 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1001 = Reserved 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0111 = Reserved 0110 = Reserved 0110 = Reserved 0101 = PWM1H3 0100 = PWM1L3
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1001 = Reserved 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0111 = Reserved 0110 = Reserved 0110 = Reserved 0110 = Reserved 0110 = Reserved 0111 = Reserved
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1001 = Reserved 1011 = Reserved 1010 = Reserved 1000 = Reserved 1000 = Reserved 0111 = Reserved 0111 = Reserved 0110 = Reserved 0110 = Reserved 0110 = Reserved 0111 = PWM1H3 0100 = PWM1L3 0011 = PWM1H2 0010 = PWM1L2
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = Reserved 1110 = Reserved 1101 = Reserved 1001 = Reserved 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0111 = Reserved 0110 = Reserved 0110 = Reserved 0110 = Reserved 0110 = Reserved 0111 = Reserved

REGISTER 20-3: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits
 - 1111 = Reserved

1110 = Reserved

1101 = Reserved

- 1100 = Reserved
- 1011 = Reserved 1010 = Reserved
- 1001 = Reserved
- 1000 = Reserved
- 0111 = Reserved
- 0110 = Reserved
- 0101 = PWM1H3
- 0100 = PWM1L3
- 0011 = PWM1H2
- 0010 = PWM1L2
- 0001 = PWM1H1
- 0000 = PWM1L1

	REGIS						
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
HLMS	—	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN
bit 7	1,00	AOEN	AONEN	ADEIN	ADNEN	AALN	bit 0
Dit 1							Sit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unk	nown
L:4 / C			Applying Colort	hite			
bit 15	•		Masking Select		rted ('0') compa	rator signal from	m nronadat
					rted ('1') compa		
oit 14		nted: Read as	-	-			
oit 13	OCEN: OR G	Bate C Input E	nable bit				
		onnected to an	•				
		ot connected to	•				
oit 12		-	Inverted Enable				
			ted to an OR gan ected to an O				
bit 11		Gate B Input E		guto			
		nnected to an					
		ot connected to	•				
bit 10		•	Inverted Enable				
			ted to an OR ga				
bit 9			nected to an O	R gate			
DIL 9		Bate A Input Ei Innected to an					
		of connected to					
bit 8			Inverted Enable	e bit			
			ted to an OR ga				
			nected to an O				
bit 7	-		e Output Select				
			cted to an OR (nnected to an (-			
		ive AND Gate		on guio			
bit 6			•				
bit 6	$\perp = ANDI IS C$	connected to a	n OK gale				
bit 6		not connected to a	•				
	0 = ANDI is r ACEN: AND	not connected Gate A1 C Inp	to an OR gate out Enable bit				
	0 = ANDI is r ACEN: AND 1 = MCI is co	not connected Gate A1 C Inponnected to an	to an OR gate out Enable bit AND gate				
bit 6 bit 5	0 = ANDI is r ACEN: AND 1 = MCI is co 0 = MCI is no	not connected Gate A1 C Inp onnected to an ot connected to	to an OR gate out Enable bit AND gate o an AND gate				
	0 = ANDI is r ACEN: AND 1 = MCI is co 0 = MCI is no ACNEN: ANI	not connected Gate A1 C Inponnected to an ot connected to D Gate A1 C In	to an OR gate out Enable bit AND gate				

REGISTER 20-4: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER

REGISTER 20-4: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER (CONTINUED)

bit 3 ABEN: AND Gate A1 B Input Enable bit 1 = MBI is connected to an AND gate 0 = MBI is not connected to an AND gate bit 2 ABNEN: AND Gate A1 B Input Inverted Enable bit 1 = Inverted MBI is connected to an AND gate 0 = Inverted MBI is not connected to an AND gate AAEN: AND Gate A1 A Input Enable bit bit 1 1 = MAI is connected to an AND gate 0 = MAI is not connected to an AND gate bit 0 AANEN: AND Gate A1 A Input Inverted Enable bit 1 = Inverted MAI is connected to an AND gate 0 = Inverted MAI is not connected to an AND gate

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	_		—	_	—					
bit 15						4	bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIVC			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unki	nown			
bit 15-7	Unimplemer	nted: Read as	·0'							
bit 6-4	-	Comparator		al. Calaat hita						
		-		JCK Delect Dits						
		111 = Reserved								
	101 = Reserved	110 = Reserved								
	101 = Timer									
	011 = Reser									
		Special Event	Trigger							
	001 = Fosc									
	000 = FCY									
1.11.0	CFLTREN: Comparator Filter Enable bit									
bit 3	CFLIREN: C	Comparator Filt	er Enable bit							
DIT 3		-	er Enable bit							
DIT 3	1 = Digital filt	-	er Enable bit							
	1 = Digital filt 0 = Digital filt	er is enabled er is disabled		vide Select bits						
	1 = Digital filt 0 = Digital filt	er is enabled er is disabled : Comparator F		vide Select bits						
	1 = Digital filt 0 = Digital filt CFDIV<2:0>	er is enabled er is disabled Comparator F Divide 1:128		vide Select bits						
	1 = Digital filt 0 = Digital filt CFDIV<2:0> 111 = Clock	er is enabled er is disabled : Comparator F Divide 1:128 Divide 1:64		vide Select bits						
	1 = Digital filt 0 = Digital filt CFDIV<2:0> 111 = Clock 101 = Clock 101 = Clock 100 = Clock	er is enabled er is disabled : Comparator F Divide 1:128 Divide 1:64 Divide 1:32 Divide 1:16		vide Select bits						
	1 = Digital filt 0 = Digital filt CFDIV<2:0> 111 = Clock 101 = Clock 101 = Clock 100 = Clock 011 = Clock	er is enabled er is disabled : Comparator F Divide 1:128 Divide 1:64 Divide 1:32 Divide 1:16 Divide 1:16 Divide 1:8		vide Select bits						
bit 3 bit 2-0	1 = Digital filt 0 = Digital filt CFDIV<2:0> 111 = Clock 110 = Clock 101 = Clock 100 = Clock 011 = Clock 011 = Clock 010 = Clock	er is enabled er is disabled : Comparator F Divide 1:128 Divide 1:64 Divide 1:32 Divide 1:16 Divide 1:18 Divide 1:4		vide Select bits						
	1 = Digital filt 0 = Digital filt CFDIV<2:0> 111 = Clock 101 = Clock 101 = Clock 100 = Clock 011 = Clock	er is enabled er is disabled : Comparator F Divide 1:128 Divide 1:64 Divide 1:32 Divide 1:16 Divide 1:16 Divide 1:18 Divide 1:4 Divide 1:2		vide Select bits						

REGISTER 20-5: CMxFLTR: COMPARATOR x FILTER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—	_	_	VREFSEL	BGSEL1	BGSEL0
bit 15	·					÷	bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	_	CVR3	CVR2	CVR1	CVR0
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as ')'				
bit 10	VREFSEL: Vo	oltage Referend	ce Select bit				
	1 = CVREFIN =	= CVREF pin					
	0 = CVREFIN is	s generated by	the resistor r	network			
bit 9-8	BGSEL<1:0>	: Band Gap Re	ference Sour	ce Select bits			
	11 = INTREF						
	10 = INTREF 0x = Reserve	= 1.2V (nomina	al)(2)				
h :+ 7			Deference [
bit 7		parator Voltage					
		or voltage refe			vn		
bit 6	•	parator Voltage		•			
		vel is output or			~		
		vel is disconne					
bit 5	CVRR: Comp	arator Voltage	Reference Ra	ange Selection	bit		
	1 = CVRSRC/2	4 step-size					
	0 = CVRSRC/3	2 step-size					
bit 4	Unimplemen	ted: Read as ')'				
bit 3-0	CVR<3:0>: C	omparator Volt	age Referenc	e Value Select	tion $0 \le CVR < 3$:	$0> \le 15$ bits	
	When CVRR						
	a						
	CVREFIN = (C		(CVRSRC)				
	When CVRR		. ,				

REGISTER 20-6: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

2: This reference voltage is generated internally on the device. Refer to Section 26.0 "Electrical Characteristics" for the specified voltage range.

NOTES:

21.0 **REAL-TIME CLOCK AND** CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Real-Time Clock and Calendar (RTCC)" (DS39696) in the "dsPIC33/PIC24 Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module, which is available on PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices, and its operation.

FIGURE 21-1:


Some of the key features of the RTCC module are:

- · Time: hours, minutes, and seconds
- 24-hour format (military time)
- · Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- Leap year correction
- · BCD format for compact firmware
- Optimized for low-power operation
- · User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- · Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.



© 2011-2014 Microchip Technology Inc.

21.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

21.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTRx bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 21-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 21-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11		YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 21-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 21-2:	ALRMVAL REGISTER
	MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11		_			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

21.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 21-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AAh sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 21-1.

EXAMPLE 21-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTRC
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0
bit 7							bit
Legend:							
R = Readable I	bit	W = Writable	oit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at P		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15	RTCEN: RTC	C Enable bit ⁽²⁾					
		odule is enable					
		odule is disable	-				
bit 14	-	ted: Read as '					
bit 13		RTCC Value Re	•				
			0	n be written to b		en to by the use	r
bit 12			•	Synchronization	•		
	1 = RTCVAL resulting can be as	H, RTCVALL ar in an invalid da ssumed to be v	nd ALCFGRP ⁻ ta read. If the alid.	registers can c register is read	hange while twice and res	reading due to a ults in the same	data, the da
L:1 44		H, RICVALL O		registers can be	e read without	concern over a	rollover ripp
bit 11		all-Second Sta					
bit 10	0 = First half	period of a sec	ond				
bit 10	0 = First half RTCOE: RTC 1 = RTCC out		ond Ie bit				
bit 10 bit 9-8	0 = First half RTCOE: RTC 1 = RTCC ou 0 = RTCC ou	period of a sec C Output Enab Itput is enabled Itput is disabled	ond Ile bit I	ndow Pointer bits	5		
	0 = First half RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the	period of a sec C Output Enab tiput is enabled tiput is disabled >: RTCC Value corresponding	ond le bit Register Wir RTCC Value r	egisters when r	eading RTC\	/ALH and RTCV _H until it reache	
	0 = First half RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the the RTCPTR <u>RTCVAL<15:3</u> 00 = MINUTE	period of a sec C Output Enable to the tis enabled to the tis disabled >: RTCC Value corresponding <1:0> value dec <u>3>:</u> S	ond le bit Register Wir RTCC Value r	egisters when r	eading RTC\		
	0 = First half RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the the RTCPTR <u>RTCVAL<15:3</u> 00 = MINUTE 01 = WEEKD	period of a sec C Output Enable tiput is enabled tiput is disabled >: RTCC Value corresponding <1:0> value dec <u>3>:</u> S AY	ond le bit Register Wir RTCC Value r	egisters when r	eading RTC\		
	0 = First half RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the the RTCPTR <u>RTCVAL<15:3</u> 00 = MINUTE	period of a sec C Output Enable ttput is enabled ttput is disabled >: RTCC Value corresponding <1:0> value dec <u>8>:</u> S AY	ond le bit Register Wir RTCC Value r	egisters when r	eading RTC\		
	0 = First half RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the the RTCPTR- <u>RTCVAL<15:3</u> 00 = MINUTE 01 = WEEKD 10 = MONTH	period of a sec C Output Enab tiput is enabled tiput is disabled >: RTCC Value corresponding <1:0> value dec <u>8>:</u> S AY	ond le bit Register Wir RTCC Value r	egisters when r	eading RTC\		
	0 = First half RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the of the RTCPTR <u>RTCVAL<15:3</u> 00 = MINUTE 01 = WEEKD 10 = MONTH 11 = Reserve <u>RTCVAL<7:05</u> 00 = SECON	period of a sec C Output Enab tiput is enabled tiput is disabled corresponding <1:0> value dec be corresponding <1:0> value dec corresponding <1:0> value de	ond le bit Register Wir RTCC Value r	egisters when r	eading RTC\		
	0 = First half RTCOE: RTC 1 = RTCC ou 0 = RTCC ou RTCPTR<1:0 Points to the of the RTCPTR <u>RTCVAL<15:3</u> 00 = MINUTE 01 = WEEKD 10 = MONTH 11 = Reserve <u>RTCVAL<7:0:</u>	period of a sec C Output Enab tiput is enabled tiput is disabled corresponding <1:0> value dec be corresponding <1:0> value dec corresponding <1:0> value de	ond le bit Register Wir RTCC Value r	egisters when r	eading RTC\		

REGISTER 21-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

- **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 21-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	—	—	—	RTSECSEL ⁽¹⁾	—
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un		x = Bit is unknow	wn				
bit 15-2	Unimplemen	ted: Read as '	0'				
bit 1	RTSECSEL:	RTCC Second	s Clock Outpu	ut Select bit ⁽¹⁾			
	1 = RTCC se	conds clock is	selected for t	he RTCC pin			
	0 = RTCC alarm pulse is selected for the RTCC pin						

REGISTER 21-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

0 = RICC alarm pulse is selected for the RICC pin

bit 0 Unimplemented: Read as '0'

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTRO
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		= 0)	ed automatica	lly after an ala	rm event whe	never ARPT<7:	0> = 0x00 an
bit 14	CHIME: Chir	ne Enable bit					
		s enabled; ARP s disabled; ARF				00 to 0xFF	
bit 13-10	AMASK<3:0	>: Alarm Mask	Configuration	bits			
	0011 = Ever 0100 = Ever 0101 = Ever 0110 = Onco 0111 = Onco 1000 = Onco 1001 = Onco 101x = Rese	y 10 seconds y minute y 10 minutes y hour e a day e a week	ise	ired for Februa	ary 29th, once (every 4 years)	
bit 9-8	Points to the	R<1:0> value d 5:8>: /IN VD /NTH emented /:0>: SEC IR DAY	Alarm Value re	gisters when re	ading ALRMV	ALH and ALRM\ ALH until it reac	•
bit 7-0	ARPT<7:0>: 11111111 = • • • • • • •	Alarm Repeat Alarm will repe Alarm will not i decrements on	at 255 more ti repeat	mes	er is prevented	from rolling ove	r from 0x00 t

REGISTER 21-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

VAL (WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER ⁽¹⁾
VAL (WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER ⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | • | | | • | | | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit bits
	Contains a value from 0 to 9.
bit 3-0	YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 21-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit
	Contains a value of 0 or 1.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits
	Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

		STER ⁽¹⁾					
U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
-	_	_	—	—	WDAY2	WDAY1	WDAY0
bit 15			·			•	bit
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is un		x = Bit is unkr	nown	
bit 15-11 bit 10-8	•	ted: Read as ' Binary Coded		e of Weekday I	Digit bits		

REGISTER 21-6:	RTCVAL (WHEN RTCPTR<1:0> = 01): WKDYHR: WEEKDAY AND HOURS VALUE
	REGISTER ⁽¹⁾

Contains a value from 0 to 6. bit 7-6 Unimplemented: Read as '0'

bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.

bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

REGISTER 21-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

REGISTER 21-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit
	Contains a value of 0 or 1.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits
	Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—				WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 10-8 **WDAY<2:0>:** Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.
- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **HRTEN<1:0>:** Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
- bit 3-0 **HRONE<3:0>:** Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.
- **Note 1:** A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15	Unimplemented: Read as '0'
14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
7	Unimplemented: Read as '0'
-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Charge Time Measurement Unit (CTMU)" (DS39724) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:


- Four edge input trigger sources
- Polarity control for each edge source
- · Control of edge sequence
- · Control of response to edges
- Precise time measurement resolution of 1 ns
- Accurate current source suitable for capacitive measurement
- On-chip temperature measurement using a built-in diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock.

The CTMU module is ideal for interfacing with capacitive-based sensors. The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module, the Edge delay generation, sequencing of edges and controls the current source and the output trigger. CTMUCON2 controls the edge source selection, edge source polarity selection and edge sampling mode. The CTMUICON register controls the selection and trim of the current source.

Figure 22-1 shows the CTMU block diagram.

FIGURE 22-1: CTMU BLOCK DIAGRAM



REGISTER	22-1: CTMU	JCON1: CTM	U CONTROL	. REGISTER	1							
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
CTMUEN		CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN ⁽²⁾	CTTRIG					
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
		_		_	_	_	_					
bit 7							bit 0					
Legend:												
R = Readable	e bit	W = Writable b	bit	U = Unimpler	mented bit, read	as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15		MU Enable bit										
	1 = Module is 0 = Module is											
bit 14		ted: Read as '0	,									
bit 13	-	CTMU Stop in lo										
		ues module op		device enters le	dle mode							
		s module opera										
bit 12	TGEN: Time (Generation Ena	ble bit ⁽¹⁾									
		edge delay gen edge delay ger										
bit 11	EDGEN: Edg		leration									
	1 = Edges an											
) = Edges are blocked										
bit 10	EDGSEQEN:	Edge Sequence	e Enable bit									
		vent must occu sequence is ne		2 event can oo	ccur							
bit 9	•	alog Current So		_{hit} (2)								
Sit 0		urrent source of										
		urrent source of										
bit 8	CTTRIG: CTMU Trigger Control bit											
		utput is enabled										
		utput is disable										
bit 7-0	Unimplemen	ted: Read as '0	ŕ									
	TGEN = 1, the p formation, see S				gured to an avail	lable RPn pin. I	For more					
		_		-								

REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

2: The ADC module Sample-and-Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitance measurement must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.

REGISTER 2	22-2: CTMU	JCON2: CTM	U CONTROL	REGISTER	2							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0					
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0		_					
bit 7	2002102			20020221	20020220		bit 0					
Legend: R = Readable	hit		-it		contrad hit race							
		W = Writable	DIT	-	nented bit, read							
-n = Value at I	PUR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 15	EDG1MOD: E	Edge 1 Edge Sa	ampling Selecti	ion bit								
	EDG1MOD: Edge 1 Edge Sampling Selection bit 1 = Edge 1 is edge-sensitive											
	0 = Edge 1 is	s level-sensitive										
bit 14		dge 1 Polarity										
		s programmed f										
bit 13-10	-	s programmed f	-									
511 15-10	EDG1SEL<3:0>: Edge 1 Source Select bits 1xxx = Reserved											
	01xx = Reserved											
	0011 = CTED1 pin											
	0010 = CTED2 pin 0001 = OC1 module											
	0001 = OCT											
bit 9	EDG2STAT: Edge 2 Status bit											
	Indicates the status of Edge 2 and can be written to control the edge source.											
	1 = Edge 2 has occurred											
	0 = Edge 2 has not occurred											
bit 8		Edge 1 Status b			1 dh e - e deve - e e v							
	Indicates the status of Edge 1 and can be written to control the edge source. 1 = Edge 1 has occurred											
		as not occurred	ł									
bit 7	EDG2MOD: E	Edge 2 Edge Sa	ampling Selecti	on bit								
	EDG2MOD: Edge 2 Edge Sampling Selection bit 1 = Edge 2 is edge-sensitive											
	-	s level-sensitive										
bit 6		dge 2 Polarity										
	•	s programmed f s programmed f		•								
bit 5-2	EDG2SEL<3:	: 0>: Edge 2 So	urce Select bits	3								
	1xxx = Reserved											
	01xx = Reser											
	0011 = CTEE											
	0.010 = CIH)1 pin										
	0010 = CTED 0001 = Comp	01 pin barator 2 modul	e									
		parator 2 modul	е									

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
 bit 7	_	—	—	_	—	—	
							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	011110 = No •	minal current o	output specified	d by IRNG<1:0>	+ 60%		
	000000 = No	minal current o	output specified	d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0>	•		
	000000 = No 111111 = No • • 100010 = No 100001 = No	minal current o minal current o minal current o minal current o	output specified output specified output specified output specified	d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0>	- 2% 62%		
bit 9-8	000000 = No 111111 = No • • 100010 = No 100001 = No IRNG<1:0>: 0 11 = 100 × Bas 10 = 10 × Bas	minal current o minal current o minal current o minal current o Current Source ase Current ⁽¹⁾ se Current rrent level (0.55	output specified output specified output specified output specified Range Select	d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0>	- 2% 62%		

REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

Note 1: This setting must be used for the CTMU temperature sensor.

NOTES:

23.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer (WDT)" (DS39697) and "Programming and Diagnostics" (DS39716) in the "dsPIC33/PIC24 Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

23.1 Configuration Bits

The Configuration Shadow register bits can be configured (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These readonly bits are mapped starting at program memory location 0xF80000. A detailed explanation of the various bit functions is provided in Table 23-4.

Note that address 0xF80000 is beyond the user program memory space and belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using Table Reads.

In PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the two words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 23-2. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

TABLE 23-1: CONFIGURATION SHADOW REGISTER MAP

File Name	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FGS	F80004	—	—	_	_	—	—	GCP	GWRP
FOSCSEL	F80006	IESO	PWMLOCK	—	WDTWIN1	WDTWIN0	FNOSC2	FNOSC1	FNOSC0
FOSC	F80008	FCKSM1	FCKSM0	IOL1WAY	—	—	OSCIOFNC	POSCMD1	POSCMD0
FWDT	F8000A	FWDTEN	WINDIS	PLLKEN	WDTPRE	WDTPOST3	WDTPOST2	WDTPOST1	WDTPOST0
FPOR	F8000C	PWMPIN	HPOL	LPOL	ALTI2C1	—	—	—	—
FICD	F8000E	Reserved ⁽¹⁾	—	Reserved ⁽²⁾	Reserved ⁽²⁾	—	—	ICS1	ICS0

Legend: — = unimplemented, read as '1'.

Note 1: This bit is reserved for use by development tools and must be programmed as '1'.

2: This bit is reserved; program as '0'.

The Configuration Flash Words map is shown in Table 23-2.

TABLE 23-2: CONFIGURATION FLASH WORDS FOR PIC24FJ16MC10X DEVICES

File Name	Addr.	Bits <23:16>	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2	002BFC	-	IESO	PWMLOCK ⁽¹⁾	PWMPIN ⁽¹⁾	WDTWIN1	WDTWIN0	FNOSC2	FNOSC1	FNOSC0	FCKSM1	FCKSM0	OSCIOFNC ⁽⁵⁾	IOL1WAY	LPOL ⁽²⁾	ALTI2C1	POSCMD1	POSCMD0
CONFIG1	002BFE	-	Reserved ⁽³⁾	Reserved ⁽³⁾	GCP	GWRP	Reserved ⁽⁴⁾	HPOL ⁽²⁾	ICS1	ICS0	FWDTEN	WINDIS	PLLKEN	WDTPRE	WDTPOST3	WDTPOST2	WDTPOST1	WDTPOST0

Legend: — = unimplemented, read as '1'.

Note 1: During a Power-on Reset (POR), the contents of these Flash locations are transferred to the Configuration Shadow registers.

2: This bit is reserved on PIC24FJ16MC10X devices and reads as '1'.

3: This bit is reserved; program as '0'.

4: This bit is reserved for use by development tools and must be programmed as '1'.

5: This bit is programmed to '0' during final tests in the factory.

TABLE 23-3: CONFIGURATION FLASH WORDS FOR PIC24FJ32MC10X DEVICES

File Name	Addr.	Bits <23:16>	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2	0057FC	—	IESO	PWMLOCK ⁽¹⁾	PWMPIN ⁽¹⁾	WDTWIN1	WDTWIN0	FNOSC2	FNOSC1	FNOSC0	FCKSM1	FCKSM0	OSCIOFNC ⁽⁵⁾	IOL1WAY	LPOL ⁽²⁾	ALTI2C1	POSCMD1	POSCMD0
CONFIG1	0057FE	-	Reserved ⁽³⁾	Reserved ⁽³⁾	GCP	GWRP	Reserved ⁽⁴⁾	HPOL ⁽²⁾	ICS1	ICS0	FWDTEN	WINDIS	PLLKEN	WDTPRE	WDTPOST3	WDTPOST2	WDTPOST1	WDTPOST0

Legend: — = unimplemented, read as '1'.

Note 1: During a Power-on Reset (POR), the contents of these Flash locations are transferred to the Configuration Shadow registers.

2: This bit is reserved on PIC24FJ32MC10X devices and reads as '1'.

3: This bit is reserved; program as '0'.

4: This bit is reserved for use by development tools and must be programmed as '1'.

5: This bit is programmed to '0' during final tests in the factory.

TABLE 23-4:	PIC24F CONFIGURATION BITS DESCRIPTION								
Bit Field	Description								
GCP	General Segment Code-Protect bit 1 = User program memory is not code-protected 0 = Code protection is enabled for the entire program memory space								
GWRP	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected								
IESO	 Two-Speed Oscillator Start-up Enable bit 1 = Start up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start up device with user-selected oscillator source 								
PWMLOCK	PWMx Lock Enable bit 1 = Certain PWMx registers may only be written after key sequence 0 = PWMx registers may be written without key sequence								
WDTWIN<1:0>	Watchdog Timer Window Select bits 11 = WDT window is 25% of WDT period 10 = WDT window is 37.5% of WDT period 01 = WDT window is 50% of WDT period 00 = WDT window is 75% of WDT period								
FNOSC<2:0>	Oscillator Selection bits 111 = Fast RC Oscillator with Divide-by-N (FRCDIVN) 110 = Reserved; do not use 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (MS + PLL, EC + PLL) 010 = Primary Oscillator (MS, HS, EC) 001 = Fast RC Oscillator with Divide-by-N and PLL module (FRCDIVN + PLL) 000 = Fast RC Oscillator (FRC)								
FCKSM<1:0>	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled								
IOL1WAY	Peripheral Pin Select Configuration bit 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations								
OSCIOFNC	OSC2 Pin Function bit (except in MS and HS modes) 1 = OSC2 is the clock output 0 = OSC2 is the general purpose digital I/O pin								
POSCMD<1:0>	Primary Oscillator Mode Select bits 11 = Primary oscillator is disabled 10 = HS Crystal Oscillator mode (10 MHz-32 MHz) 01 = MS Crystal Oscillator mode (3 MHz-10 MHz) 00 = EC (External Clock) mode (DC-32 MHz)								
FWDTEN	 Watchdog Timer Enable bit 1 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled; clearing the SWDTEN bit in the RCON register will have no effect) 0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register) 								
WINDIS	Watchdog Timer Window Enable bit 1 = Watchdog Timer is in Non-Window mode 0 = Watchdog Timer is in Window mode								
WDTPRE	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32								

TABLE 23-4: PIC24F CONFIGURATION BITS DESCRIPTION

Bit Field	Description
WDTPOST<3:0>	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384
	• • • • • • • • • • • • • • • • • • •
PLLKEN	PLL Lock Enable bit 1 = Clock switch to PLL will wait until the PLL lock signal is valid 0 = Clock switch will not wait for the PLL lock signal
ALTI2C	Alternate I^2C^{TM} bit 1 = I^2C is mapped to the SDA1/SCL1 pins 0 = I^2C is mapped to the ASDA1/ASCL1 pins
ICS<1:0>	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use
PWMPIN	Motor Control PWMx Module Pin Mode bit 1 = PWMx module pins controlled by the PORT register at device Reset (tri-stated) 0 = PWMx module pins controlled by the PWMx module at device Reset (configured as output pins)
HPOL	Motor Control PWMx High Side Polarity bit 1 = PWMx module high side output pins have active-high output polarity 0 = PWMx module high side output pins have active-low output polarity
LPOL	Motor Control PWMx Low Side Polarity bit 1 = PWMx module low side output pins have active-high output polarity 0 = PWMx module low side output pins have active-low output polarity

TABLE 23-4.	PIC24F CONFIGURATION BITS DESCRIPTION (CONTINUED)	١
$IADLL 2J^{-}$,

REGISTER 23-1: DEVID: DEVICE ID REGISTER

R	R	R	R	R	R	R	R
			DEVID<	23:16> ⁽¹⁾			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVID<	:15:8> ⁽¹⁾			
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVID	<7:0> ⁽¹⁾			
bit 7							bit 0
Legend:	R = Read-Only bit	U = Unimplemented bit					

bit 23-0 **DEIDV<23:0>:** Device Identifier bits⁽¹⁾

Note 1: Refer to the "PIC24FJXXMC Family Flash Programming Specification" (DS75012) for the list of Device ID values.

REGISTER 23-2: DEVREV: DEVICE REVISION REGISTER

P	P	D	P	P	P	R
ĸ	n			ľ,	ň	ň
		DEVREV-	<23:16> ⁽¹⁾			
						bit 16
R	R	R	R	R	R	R
		DEVREV	<15:8> ⁽¹⁾			
						bit 8
ĸ	R			R	R	R
		DEVRE\	/<7:0> ⁽¹⁾			
						bit 0
B = Read-only bit $U = Unimplemented bit$						
	R R R R R = Read-only bit	R R R R	R R R DEVREV	DEVREV<23:16> ⁽¹⁾ R R R R DEVREV<15:8> ⁽¹⁾ R R R R DEVREV<7:0> ⁽¹⁾	DEVREV<23:16>(1) R R R R DEVREV<15:8> ⁽¹⁾ DEVREV<15:8> ⁽¹⁾ R R R R DEVREV<15:8> ⁽¹⁾ DEVREV<15:8> ⁽¹⁾ DEVREV<15:8> ⁽¹⁾	DEVREV<23:16> ⁽¹⁾ R R R R DEVREV<15:8> ⁽¹⁾ R R R R R R R DEVREV<15:8> ⁽¹⁾ R R R R R R R R R R R R R R R R DEVREV<7:0> ⁽¹⁾ Constant Constant <thconstant< th=""> Constant</thconstant<>

bit 23-0 **DEVREV<23:0>:** Device Revision bits⁽¹⁾

Note 1: Refer to the "*PIC24FJXXMC Family Flash Programming Specification*" (DS75012) for the list of device revision values.

23.2 On-Chip Voltage Regulator


All of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 23-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 26-13 located in Section 26.0 "Electrical Characteristics".

Note:	It is important for low-ESR capacitors to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 23-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE



23.3 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the Power-up Timer (PWRT) Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

23.4 Watchdog Timer (WDT)

For PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

23.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution
- Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

FIGURE 23-2: WDT BLOCK DIAGRAM

23.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3> and RCON<2>, respectively) will need to be cleared in software after the device wakes up.


23.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.



23.5 In-Circuit Serial Programming

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "PIC24FJXXMC Family Flash Programming Specification" (DS75012) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

23.6 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

24.0 INSTRUCTION SET SUMMARY

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33/PIC24 Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.

The PIC24F instruction set adds many enhancements to the previous $\text{PIC}^{\textcircled{B}}$ MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

Table 24-1shows the general symbols used indescribing the instructions.

The PIC24FXXXX instruction set summary in Table 24-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

Most instructions are a single word. Certain doubleword instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/ computed branch), indirect CALL/GOTO, all Table Reads and Writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual* (DS70157).

Field	Description			
#text	Means literal defined by "text"			
(text)	Means "content of text"			
[text]	Means "the location addressed by text"			
{ }	Optional field or operation			
<n:m></n:m>	Register bit field			
.b	Byte mode selection			
.d	Double-Word mode selection			
.S	Shadow register select			
.W	Word mode selection (default)			
Acc	One of two accumulators {A, B}			
AWB	Accumulator write back destination address register \in {W13, [W13]+ = 2}			
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$			
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero			
Expr	Absolute address, label or expression (resolved by the linker)			
f	File register address ∈ {0x00000x1FFF}			
lit1	1-bit unsigned literal $\in \{0,1\}$			
lit4	4-bit unsigned literal ∈ {015}			
lit5	5-bit unsigned literal $\in \{031\}$			
lit8	8-bit unsigned literal ∈ {0255}			
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode			
lit14	14-bit unsigned literal ∈ {016384}			
lit16	16-bit unsigned literal ∈ {065535}			
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'			
None	Field does not require an entry, can be blank			
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate			
PC	Program Counter			
Slit10	10-bit signed literal ∈ {-512511}			
Slit16	16-bit signed literal ∈ {-3276832767}			
Slit6	6-bit signed literal ∈ {-1616}			
Wb	Base W register ∈ {W0W15}			
Wd	Destination W register ∈ {Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd]}			
Wdo	Destination W register ∈ {Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb]}			
Wm,Wn	Dividend, Divisor Working register pair (direct addressing)			
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}			
Wn	One of 16 Working registers \in {W0W15}			
Wnd	One of 16 destination Working registers \in {W0W15}			
Wns	One of 16 source Working registers \in {W0W15}			
WREG	W0 (Working register used in file register instructions)			
Ws	Source W register ∈ {Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws]}			
Wso	Source W register ∈ {Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb]}			

TABLE 24-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD Acc	Add Accumulators	1	1	OA,OB,SA,SB	
	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
	ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
	ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
AND	AND	f	f = f .AND. WREG	1	1	N,Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
	BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
	BRA	GT,Expr	Branch if greater than	1	1 (2)	None
	BRA	GTU,Expr	Branch if unsigned greater than	1	1 (2)	None
	BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
	BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
	BRA	LT,Expr	Branch if less than	1	1 (2)	None
	BRA	LTU,Expr	Branch if unsigned less than	1	1 (2)	None
	BRA	N,Expr	Branch if Negative	1	1 (2)	None
	BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
	BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
	BRA	NOV,Expr	Branch if Not Overflow	1	1 (2)	None
	BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (2)	None
	BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	SA,Expr	Branch if Accumulator A saturated	1	1 (2)	None
	BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None

TABLE 24-2: INSTRUCTION SET OVERVIEW

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS. C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS. Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call subroutine	2	2	None
	CALL	Wn	Call indirect subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
	CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SE
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
СОМ	СОМ	f	f = f	1	1	N,Z
	COM	f,WREG	WREG = Ī	1	1	N,Z
	СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
СР	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
	CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
	CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None

TADLE 34 3. INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected	
CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1	None	
				4	(2 or 3)		
DAW	DAW	Wn	Wn = decimal adjust Wn	1	1		
DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z	
	DEC	f,WREG	WREG = f - 1	1	1	C,DC,N,OV,Z	
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z	
DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z	
	DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z	
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z	
DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None	
DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV	
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV	
	DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV	
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV	
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None	
FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С	
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С	
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С	
GOTO	GOTO	Expr	Go to address	2	2	None	
	GOTO	Wn	Go to indirect	1	2	None	
INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z	
	INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z	
	INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z	
INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z	
	INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z	
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z	
IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z	
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z	
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z	
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z	
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z	
LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB	
LNK	LNK	#lit14	Link Frame Pointer	1	1	None	
LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z	
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z	
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z	
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z	
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z	

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
MOV	MOV f,Wn		Move f to Wn	1	1	None
	MOV	f	Move f to f	1	1	N,Z
	MOV	f,WREG	Move f to WREG	1	1	None
	MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	None
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
NOP	NOP	,,	No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software device Reset	1	1	None
RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
	SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
SETM	SETM	f	f = 0xFFFF	1	1	None
	SETM	WREG	WREG = 0xFFFF	1	1	None
	SETM	Ws	Ws = 0xFFFF	1	1	None
SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
	SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
	SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
	SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
	SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
	SUB	#lit10,Wn	Wn = Wn - Iit10	1	1	C,DC,N,OV,Z
	SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,Z
	SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C,DC,N,OV,Z
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
	SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
	SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
SWAP	SUBBR SWAP.b	WD,#1105,Wd Wn	Wn = nibble swap Wn	1	1	None
OULL	SWAP.D SWAP	Wn	Wn = byte swap Wn	1	1	None
TBLRDH	TBLRDH	WS , Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL			Read Prog<15:0> to Wd	1	2	None
TBLRDL	TBLRDL TBLWTH	Ws,Wd Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWIN	TBLWIN	Ws,Wd Ws,Wd	Write Ws to Prog<15:0>	1	2	None

© 2011-2014 Microchip Technology Inc.

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

25.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

25.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- Built-in support for Bugzilla issue tracker

25.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

25.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

25.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

25.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

25.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

25.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

25.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

25.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

26.0 ELECTRICAL CHARACTERISTICS

Note: It is important to note that the specifications in this chapter of the data sheet supercede any specifications that may be provided in the "dsPIC33/PIC24 Family Reference Manual" sections.

This section provides an overview of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	
Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 3.0V^{(3)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(3)}$	0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	250 mA
Maximum output current sourced and sunk by any I/O pin excluding OSCO	15 mA
Maximum output current sourced and sunk by OSCO	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).

3: See the "Pin Diagrams" section for 5V tolerant pins.

26.1 DC Characteristics

TABLE 26-1: OPERATING MIPS vs. VOLTAGE

	racteristic VDD Range Temp Range		Max MIPS
Characteristic	(in Volts)	(in °C)	PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104
DC5	Vbor-3.6V ⁽¹⁾	-40°C to +85°C	16
	VBOR-3.6V ⁽¹⁾	-40°C to +125°C	16

Note 1: Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

TABLE 26-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+125	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+140	°C
Operating Ambient Temperature Range	TA	-40		+125	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation:	$D - \Sigma$ IOH) PD PINT + PI/O			W	
$I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θ.	IA	W

TABLE 26-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 28-Pin SPDIP	θJA	50		°C/W	1
Package Thermal Resistance, 20-Pin SOIC	θJA	63	_	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	55	_	°C/W	1
Package Thermal Resistance, 20-Pin SSOP	θЈΑ	90	_	°C/W	1
Package Thermal Resistance, 28-Pin SSOP	θЈΑ	71	_	°C/W	1
Package Thermal Resistance, 28-Pin QFN (6x6 mm)	θJA	37	_	°C/W	1
Package Thermal Resistance, 36-Pin VTLA (5x5 mm)	θJA	31.1	_	°C/W	1
Package Thermal Resistance, 44-Pin TQFP	θЈΑ	45	_	°C/W	1, 2
Package Thermal Resistance, 44-Pin QFN	θJA	32		°C/W	1, 2
Package Thermal Resistance, 44-Pin VTLA	θJA	30	_	°C/W	1, 2

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

2: This package is available in PIC24FJ32MC101/102/104 devices only.

DC CHA	ARACTER	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
Operati	ng Voltag	e					
DC10	Vdd	Supply Voltage ⁽³⁾	3.0	—	3.6	V	Industrial and Extended
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	—	—	V	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	1.75	Vss	V	
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.024	—	—	V/ms	0-2.4V in 0.1s

TABLE 26-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

TABLE 26-5: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Character	istic	Min ⁽¹⁾	Тур	Max	Units	Conditions
BO10	VBOR	BOR Event on VDD Transition High-to-Low		2.40	2.48	2.55	V	See Note 2

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

DC CHARAC	TERISTICS				ns: 3.0V to 3.6V C ≤ TA ≤ +85°C for I C ≤ TA ≤ +125°C for			
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions				
Operating C	urrent (IDD) ⁽²⁾	– PIC24FJ1	6MC101/102 D	evices				
DC20d	0.7	1.7	mA	-40°C				
DC20a	0.7	1.7	mA	+25°C	2.21/	LPRC (32.768 kHz) ⁽³⁾		
DC20b	1.0	1.7	mA	+85°C	- 3.3V			
DC20c	1.3	1.7	mA	+125°C				
DC21d	1.9	2.6	mA	-40°C				
DC21a	1.9	2.6	mA	+25°C	2.21/	1 MIPS ⁽³⁾		
DC21b	1.9	2.6	mA	+85°C	3.3V	T MIPS(*)		
DC21c	2.0	2.6	mA	+125°C				
DC22d	6.5	8.5	mA	-40°C				
DC22a	6.5	8.5	mA	+25°C	0.01/	4 MIPS ⁽³⁾		
DC22b	6.5	8.5	mA	+85°C	- 3.3V	4 MIPS(*)		
DC22c	6.5	8.5	mA	+125°C				
DC23d	12.2	16	mA	-40°C				
DC23a	12.2	16	mA	+25°C	2.21/	10 MIPS ⁽³⁾		
DC23b	12.2	16	mA	+85°C	- 3.3V	TU MIPS		
DC23c	12.2	16	mA	+125°C	7			
DC24d	16	21	mA	-40°C				
DC24a	16	21	mA	+25°C	2.01/			
DC24b	16	21	mA	+85°C	- 3.3V	16 MIPS		
DC24c	16	21	mA	+125°C	1			

TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{MCLR} = VDD$, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- CPU executing while (1) statement
- **3:** These parameters are characterized, but not tested in manufacturing.

DC CHARAC	TERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Operating Co	urrent (IDD) ⁽²⁾	– PIC24FJ32	2MC101/102/1	04 Devices				
DC20d	1	2	mA	-40°C				
DC20a	1	2	mA	+25°C	3.3V	LPRC (32.768 kHz) ⁽³⁾		
DC20b	1.1	2	mA	+85°C	3.3V	LFRC (32.700 KHZ)* 7		
DC20c	1.3	2	mA	+125°C				
DC21d	1.7	3	mA	-40°C				
DC21a	2.3	3	mA	+25°C	2.01/	1 MIPS ⁽³⁾		
DC21b	2.3	3	mA	+85°C	3.3V	1 MIPS		
DC21c	2.4	3	mA	+125°C				
DC22d	7	8.5	mA	-40°C				
DC22a	7	8.5	mA	+25°C	3.3V	4 MIPS ⁽³⁾		
DC22b	7	8.5	mA	+85°C	3.30	4 MIP5**		
DC22c	7	8.5	mA	+125°C				
DC23d	13.2	17	mA	-40°C				
DC23a	13.2	17	mA	+25°C	3.3V	10 MIPS ⁽³⁾		
DC23b	13.2	17	mA	+85°C	3.30	10 10119307		
DC23c	13.2	17	mA	+125°C				
DC24d	17	22	mA	-40°C				
DC24a	17	22	mA	+25°C	2.0)/			
DC24b	17	22	mA	+85°C	- 3.3V	16 MIPS		
DC24c	17	22	mA	+125°C	1			

TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- CPU executing while (1) statement
- **3:** These parameters are characterized, but not tested in manufacturing.

DC CHARAG	CTERISTICS	STICS Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industri $-40^{\circ}C \le TA \le +125^{\circ}C$ for External								
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions					
Idle Current	(IIDLE): Core	Off Clock Or	n Base Curre	nt ⁽²⁾ – PIC24FJ16M	MC101/102 Devices					
DC40d	0.4	1.0	mA	-40°C						
DC40a	0.4	1.0	mA	+25°C	3.3V	LPRC (32.768 kHz) ⁽³⁾				
DC40b	0.4	1.0	mA	+85°C	3.3V	LPRC (32.768 KHZ)(**				
DC40c	0.5	1.0	mA	+125°C						
DC41d	0.5	1.1	mA	-40°C						
DC41a	0.5	1.1	mA	+25°C	0.01/	1 MIPS ⁽³⁾				
DC41b	0.5	1.1	mA	+85°C	3.3V	T MIPS				
DC41c	0.8	1.1	mA	+125°C						
DC42d	0.9	1.6	mA	-40°C		4 MIPS ⁽³⁾				
DC42a	0.9	1.6	mA	+25°C	2.21/					
DC42b	1.0	1.6	mA	+85°C	3.3V	4 MIP5**				
DC42c	1.2	1.6	mA	+125°C						
DC43a	1.6	2.6	mA	+25°C						
DC43d	1.6	2.6	mA	-40°C	2.21/	10 MIPS ⁽³⁾				
DC43b	1.7	2.6	mA	+85°C	3.3V	TU MIPS				
DC43c	2.0	2.6	mA	+125°C	7					
DC44d	2.4	3.8	mA	-40°C						
DC44a	2.4	3.8	mA	+25°C	2.21/	16 MIDe(3)				
DC44b	2.6	3.8	mA	+85°C	- 3.3V	16 MIPS ⁽³⁾				
DC44c	2.9	3.8	mA	+125°C	э°С					

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current is measured as follows:

- CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- External Secondary Oscillator (SOSC) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- The VREGS bit (RCON<8>) = 1
- 3: These parameters are characterized, but not tested in manufacturing.

DC CHARAG	CTERISTICS		Standard C (unless otl Operating t	dustrial Extended		
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions	
Idle Current	(IIDLE): Core	Off Clock O	n Base Curre	nt ⁽²⁾ – PIC24FJ32I	MC101/102/104 Dev	ices
DC40d	0.4	1.0	mA	-40°C		
DC40a	0.4	1.0	mA	+25°C		LPRC (32.768 kHz) ⁽³⁾
DC40b	0.4	1.0	mA	+85°C	3.3V	LPRC (32.768 KHZ)
DC40c	0.5	1.0	mA	+125°C		
DC41d	0.5	1.1	mA	-40°C		
DC41a	0.5	1.1	mA	+25°C		1 MIPS ⁽³⁾
DC41b	0.5	1.1	mA	+85°C	- 3.3V	1 MIPS(*)
DC41c	0.8	1.1	mA	+125°C		
DC42d	0.9	1.6	mA	-40°C		4 MIPS ⁽³⁾
DC42a	0.9	1.6	mA	+25°C	0.01/	
DC42b	1.0	1.6	mA	+85°C	- 3.3V	4 MIPS(*)
DC42c	1.2	1.6	mA	+125°C		
DC43a	1.6	2.6	mA	+25°C		
DC43d	1.6	2.6	mA	-40°C	0.01/	10 MIPS ⁽³⁾
DC43b	1.7	2.6	mA	+85°C	- 3.3V	10 MIPS(*)
DC43c	2.0	2.6	mA	+125°C	7	
DC44d	2.4	3.8	mA	-40°C		
DC44a	2.4	3.8	mA	+25°C		
DC44b	2.4	3.8	mA	+85°C	- 3.3V	16 MIPS ⁽³⁾
DC44c	2.9	3.8	mA	+125°C	7	

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current is measured as follows:

- CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- External Secondary Oscillator (SOSC) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{MCLR} = VDD$, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- The VREGS bit (RCON<8>) = 1
- 3: These parameters are characterized, but not tested in manufacturing.

DC CHARAC	TERISTICS		(unless ot	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Parameter No.	Typical ⁽¹⁾	Max	Units			Conditions		
Power-Down	Current (IPD)	(²⁾ – PIC24F	J16MC1001/	102 Devices				
DC60d	27	250	μA	-40°C				
DC60a	32	250	μA	+25°C	3.3∨	Base Power-Down Current ^(3,4)		
DC60b	43	250	μA	+85°C	3.37	Base Fower-Down Current		
DC60c	150	500	μA	+125°C				
DC61d	420	600	μA	-40°C				
DC61a	420	600	μA	+25°C	3.3V	Watchdog Timer Current: △IwDT ^(3,5)		
DC61b	530	750	μA	+85°C	5.5 v			
DC61c	620	900	μA	+125°C				
Power-Down	Current (IPD)	(<mark>2)</mark> – PIC24F	J32MC101/1	02/104 Devic	es			
DC60d	27	250	μA	-40°C				
DC60a	32	250	μA	+25°C	3.3V	Base Power-Down Current ^(3,4)		
DC60b	43	250	μA	+85°C	5.5 v	base i owei-bown current.		
DC60c	150	500	μA	+125°C				
DC61d	420	600	μA	-40°C				
DC61a	420	600	μA	+25°C	3.3∨	Watchdog Timer Current: △IwDT ^(3,5)		
DC61b	530	750	μA	+85°C	5.57			
DC61c	620	900	μA	+125°C				

TABLE 26-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- External Secondary Oscillator (SOSC) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all ones)
- VREGS bit (RCON<8>) = 1 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- On applicable devices, RTCC is disabled, plus the VREGS bit (RCON<8>) = 1
- **3:** The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but not tested in manufacturing.

TABLE 26-9:	DC CHARACTERISTICS: DOZE CURRENT (IDOZE)	
-------------	--	--

DC CHARACTERI	ISTICS	(unless	$\begin{array}{l} \mbox{Standard Operating Conditions: } 3.0V \ to \ 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \ for \ Industrial \\ & -40^\circ C \leq T_A \leq +125^\circ C \ for \ Extended \end{array}$				
Parameter No.	Typical ⁽¹⁾	Мах	Doze Ratio ⁽²⁾	Units		Con	ditions
Doze Current (IDO	ze) ⁽²⁾ – PIC24FJ1	6MC101/102	Devices				
DC73a	13.2	17.2	1:2	mA			
DC73f	4.7	6.2	1:64	mA	-40°C	3.3V	16 MIPS
DC73g	4.7	6.2	1:128	mA			
DC70a	13.2	17.2	1:2	mA			
DC70f	4.7	6.2	1:64	mA	+25°C	3.3V	16 MIPS
DC70g	4.7	6.2	1:128	mA			
DC71a	13.2	17.2	1:2	mA			
DC71f	4.7	6.2	1:64	mA	+85°C	3.3V	16 MIPS
DC71g	4.7	6.2	1:128	mA			
DC72a	13.2	17.2	1:2	mA			
DC72f	4.7	6.2	1:64	mA	+125°C	3.3V	16 MIPS
DC72g	4.7	6.2	1:128	mA			
Doze Current (IDO	vze) ⁽²⁾ – PIC24FJ3	2MC101/102/1	04 Devices				
DC73a	13.2	17.2	1:2	mA			
DC73f	4.7	6.2	1:64	mA	-40°C	3.3V	16 MIPS
DC73g	4.7	6.2	1:128	mA			
DC70a	13.2	17.2	1:2	mA			
DC70f	4.7	6.2	1:64	mA	+25°C	3.3V	16 MIPS
DC70g	4.7	6.2	1:128	mA			
DC71a	13.2	17.2	1:2	mA			
DC71f	4.7	6.2	1:64	mA	+85°C	3.3V	16 MIPS
DC71g	4.7	6.2	1:128	mA			
DC72a	13.2	17.2	1:2	mA			
DC72f	4.7	6.2	1:64	mA	+125°C	3.3V	16 MIPS
DC72g	4.7	6.2	1:128	mA			

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroes)
- CPU executing while(1) statement

DC CH	DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Conditions		
	VIL	Input Low Voltage						
DI10		I/O Pins	Vss	—	0.2 Vdd	V		
DI15		MCLR	Vss	_	0.2 Vdd	V		
DI18		I/O Pins with SDAx, SCLx	Vss	_	0.3 Vdd	V	SMBus disabled	
DI19		I/O Pins with SDAx, SCLx	Vss	_	0.8	V	SMBus enabled	
	VIH	Input High Voltage						
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd 0.7 Vdd	_	Vdd 5.5	V V	_	
DI28		SDAx, SCLx	0.7 Vdd	_	5.5	V	SMBus disabled	
DI29		SDAx, SCLx	2.1	—	5.5	V	SMBus enabled	
	ICNPU	CNx Pull-up Current						
DI30			50	250	450	μA	VDD = 3.3V, VPIN = VSS	
DI50	lı∟	Input Leakage Current ^(2,3) I/O Pins 5V Tolerant ⁽⁴⁾	_	_	±2	μA	Vss \leq VPIN \leq VDD, pin at high-impedance	
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±1	μA	Vss \leq VPIN \leq VDD, pin at high-impedance, -40°C \leq TA \leq +85°C	
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±2	μA	Shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$	
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±3.5	μA	Vss \leq VPIN \leq VDD, pin at high-impedance, -40°C \leq TA \leq +125°C	
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±8	μΑ	Analog pins shared with external reference pins, -40°C \leq TA \leq +125°C	
DI55		MCLR	_	_	±2	μA	$Vss \leq Vpin \leq Vdd$	
DI56		OSC1	—	—	±2	μA	$\label{eq:VSS} \begin{split} &V\text{SS} \leq V\text{PIN} \leq V\text{DD}, \\ &X\text{T and HS modes} \end{split}$	

TABLE 26-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for a list of 5V tolerant pins.
- 5: VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins, VIH source > (VDD + 0.3); 5V tolerant pins, VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions					
DI60a	licl	Input Low Injection Current	0	₋₅ (5,8)	_	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO and RB14	
DI60b	Іісн	Input High Injection Current	0	+5 ^(6,7,8)	_	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB14 and digital 5V tolerant designated pins	
DI60c	∑ lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾	+20 ⁽⁹⁾		mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins, (IICL + IICH) $\leq \sum$ IICT	

TABLE 26-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for a list of 5V tolerant pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- 6: Non-5V tolerant pins, VIH source > (VDD + 0.3); 5V tolerant pins, VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins – All Pins Excluding OSCO	_		0.4	V	IOL ≤ 6 mA, VDD = 3.3V, see Note 1	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins – OSCO	—	_	0.4	V	$IOL \le 10 \text{ mA}, \text{ VDD} = 3.3 \text{V},$ see Note 1	
DO20	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins – All Pins Excluding OSCO	2.4	_	_	V	$IOL \ge -6 \text{ mA}, VDD = 3.3V,$ see Note 1	
		Output High Voltage I/O Pins: 8x Source Driver Pins – OSCO	2.4	_	_	V	$IOL \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{V},$ see Note 1	
DO20A	VoH1	Output High Voltage I/O Pins:	1.5	—	_	V	$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V},$ see Note 1	
		4x Source Driver Pins – All Pins Excluding OSCO	2.0	—	_		$IOH \ge -11 \text{ mA}, \text{ VDD} = 3.3 \text{V},$ see Note 1	
			3.0	—	—		IOH \geq -3 mA, VDD = 3.3V, see Note 1	
		Output High Voltage I/O Pins:	1.5	—	—	V	$IOH \ge -16 \text{ mA}, \text{ VDD} = 3.3 \text{V},$ see Note 1	
		8x Source Driver Pins – OSCO	2.0	_	_		$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V},$ see Note 1	
			3.0	—	—		$IOH \ge -4 \text{ mA}, \text{ VDD} = 3.3 \text{V},$ see Note 1	

TABLE 26-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

	DACTED		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
DC CHARACTERISTICS		Öperati	ng tempe	erature	-40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended				
Param No.	Symbol Characteristic ⁹ Min Ivn ⁹ Max		Units	Conditions					
		Program Flash Memory							
D130a	Eр	Cell Endurance	10,000	—	_	E/W	-40°C to +125°C		
D131	Vpr	VDD for Read	Vmin	—	3.6	V	VMIN = Minimum operating voltage		
D132B	Vpew	VDD for Self-Timed Write	VMIN	_	3.6	V	VMIN = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	_	10	—	mA			
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +100°C, see Note 2		
D137b	Тре	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, see Note 2		
D138a	Tww	Word Write Cycle Time	47.6	—	49	μs	Tww = 355 FRC cycles, TA = +100°C, see Note 2		
D138b	Tww	Word Write Cycle Time	47.4	—	49.3	μs	Tww = 355 FRC cycles, TA = +125°C, see Note 2		

TABLE 26-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min.), TUN<5:0> = b'100000 (for Max.). This parameter depends on the FRC accuracy (see Table 26-18) and the value of the FRC Oscillator Tuning register (see Register 8-3). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".

3: These parameters are ensured by design, but are not characterized or tested in manufacturing.

TABLE 26-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHARACTERISTICS		(unless	•	se state erature	d) -40°C ≤ 1	3.0V to 3.6V A ≤ +85°C for Industrial A ≤ +125°C for Extended Comments		
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments	
	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10	_	μF	Capacitor must be low series resistance (< 5 ohms)	

Note 1: Typical VCAP voltage = 2.5V when $VDD \ge VDDMIN$.

26.2 AC Characteristics and Timing Parameters

This section defines the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family AC characteristics and timing parameters.

TABLE 26-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 26.1 "DC
	Characteristics".

FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 26-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 Pin	_		15		In MS and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	_	50	pF	In EC mode
DO58	Св	SCLx, SDAx	—	_	400	pF	In I ² C™ mode






TABLE 26-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq T_A \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	32	MHz	EC		
		Oscillator Crystal Frequency	3.0 10 31	 	10 32 33	MHz MHz kHz	MS HS SOSC		
OS20	Tosc	Tosc = 1/Fosc	31.25	—	DC	ns			
OS25	Тсү	Instruction Cycle Time ^(2,4)	62.5		DC	ns			
OS30	TosL, TosH	External Clock in (OSC1) ⁽⁵⁾ High or Low Time	0.45 x Tosc	—	_	ns	EC		
OS31	TosR, TosF	External Clock in (OSC1) ⁽⁵⁾ Rise or Fall Time	—	—	20	ns	EC		
OS40	TckR	CLKO Rise Time ^(3,5)	—	6	10	ns			
OS41	TckF	CLKO Fall Time ^(3,5)	—	6	10	ns			
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V, TA = +25°C		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: These parameters are characterized by similarity, but are tested in manufacturing at FIN = 32 MHz only.
- **5:** These parameters are characterized by similarity, but are not tested in manufacturing.
- 6: This parameter is characterized, but not tested in manufacturing.

TABLE 26-17: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS			$\begin{array}{ll} Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated of the conditions) of the condition of the$							
Param No. Symbol Characteris			stic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		3.0	_	8	MHz	ECPLL and MSPLL modes		
OS51	Fsys	On-Chip VCO System Frequency ⁽³⁾		12	_	32	MHz			
OS52	TLOCK	PLL Start-up Time (Lo	ck Time) ⁽³⁾	_	—	2	ms			
OS53	DCLK	CLKO Stability (Jitter)	3)	-2	1	+2	%			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: These parameters are characterized by similarity, but are tested in manufacturing at 7.7 MHz input only.
- 3: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. The effective jitter for individual time bases or communication clocks, used by the user application, are derived from dividing the CLKO stability specification by the square root of "N" (where "N" is equal to FOSC divided by the peripheral data rate clock). For example, if FOSC = 32 MHz and the SPI bit rate is 5 MHz, the effective jitter of the SPI clock is equal to:

$$\frac{DCLK}{\sqrt{\frac{32}{5}}} = \frac{2\%}{2.53} = 0.79\%$$

TABLE 26-18: AC CHARACTERISTICS: INTERNAL FAST RC (FRC) ACCURACY

АС СНА	RACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
Internal	FRC Accuracy @ 7.3728	MHz ⁽¹⁾							
F20a	FRC	-1.5	±0.25	+1.5	%	$-40^{\circ}C \le TA \le -10^{\circ}C$			
F20b	FRC	-1	±0.25	+1	%	$-10^{\circ}C \le TA \le +85^{\circ}C$			
F20c	FRC	-2	±0.25	+2 % $-10^{\circ}C \le TA \le +125^{\circ}C$					

Note 1: Frequency is calibrated at +25°C and 3.3V. TUNx bits may be used to compensate for temperature drift.

TABLE 26-19: INTERNAL LOW-POWER RC (LPRC) ACCURACY

AC CH	ARACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Characteristic	Characteristic Min Typ Max Units Conditions						
LPRC (@ 32.768 kHz ^(1,2)							
F21a	LPRC	-20	±10	+20	%	$-40^{\circ}C \le TA \le +85^{\circ}C$		
F21b	LPRC	-30	±10	+30	% $-40^{\circ}C \le TA \le +125^{\circ}C$			

Note 1: Change of LPRC frequency as VDD changes.

2: LPRC accuracy impacts the Watchdog Timer Time-out Period (TWDT1). See Section 23.4 "Watchdog Timer (WDT)" for more information.

FIGURE 26-3: CLKO AND I/O TIMING CHARACTERISTICS




TABLE 26-20: I/O TIMING REQUIREMENTS

				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽²⁾	Min Typ ⁽¹⁾ Max Units Conditio			Conditions			
DO31	TIOR	Port Output Rise Time		10	25	ns			
DO32	TIOF	Port Output Fall Time	_	10	25	ns			
DI35	TINP	INTx Pin High or Low Time (input)	25	—		ns			
DI40	Trbp	CNx High or Low Time (input)	2	_	_	Тсү			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: These parameters are characterized, but are not tested in manufacturing.




FIGURE 26-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

TABLE 26-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING REQUIREMENTS

AC CHA	RACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symb	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions			
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μS	-40°C to +85°C			
SY11	TPWRT	Power-up Timer Period	_	64	_	ms	-40°C to +85°C			
SY12	TPOR	Power-on Reset Delay ⁽³⁾	3	10	30	μS	-40°C to +85°C			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	—	1.2	μS				
SY20	Twdt1	Watchdog Timer Time-out Period	—	_	_	ms	See Section 23.4 "Watchdog Timer (WDT)" and LPRC Parameter F21a (Table 26-19)			
SY30	Tost	Oscillator Start-up Time		1024 * Tosc	_	_	Tosc = OSC1 period			
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μS	-40°C to +85°C			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: These parameters are characterized, but are not tested in manufacturing.

FIGURE 26-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 26-22:	TIMER1 EXTERNAL CLOCK	(TIN	/IN	G RE	QUIR	EME	ENTS ⁽¹	()
		-	-			-		

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charac	teristic ⁽²⁾	Min	Тур	Мах	Units	Conditions	
TA10	ТтхН	T1CK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		—	ns	Must also meet Parameter TA15, N = Prescale value	
			Asynchronous	35	_	—	ns	(1, 8, 64, 256)	
TA11	ΤτxL	T1CK Low Time	Synchronous mode	Greater of: 20 or (TcY + 20)/N	_	—	ns	Must also meet Parameter TA15, N = Prescale value	
			Asynchronous	10		—	ns	(1, 8, 64, 256)	
TA15	ΤτχΡ	T1CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	—	ns	N = Prescale value (1, 8, 64, 256)	
OS60	Ft1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by setting bit, TCS (T1CON<1>))		DC	_	50	kHz		
TA20	TCKEXTMRL	Clock Edge to Increment	Delay from External T1CK Clock Edge to Timer			1.75 Tcy + 40	ns		

Note 1: Timer1 is a Type A.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 26-23:	TIMER2/4 EXTERNAL CLOCK TIMING REQUIREMENTS
--------------	---


AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charao	cteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TB15, N = Prescale value (1, 8, 64, 256)	
TB11	TtxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (TcY + 20)/N	_		ns	Must also meet Parameter TB15, N = Prescale value (1, 8, 64, 256)	
TB15	TtxP	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N			ns	N = Prescale value (1, 8, 64, 256)	
TB20	TCKEXTMRL	Delay from Clock Edge Increment	External TxCK to Timer	0.75 Tcy + 40	—	1.75 Tcy + 40	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 26-24: TIMER3/5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charac	teristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchronous	Tcy + 20	_	—	ns	Must also meet Parameter TC15	
TC11	TtxL	TxCK Low Time	Synchronous	Tcy + 20	—	—	ns	Must also meet Parameter TC15	
TC15	TtxP	TxCK Input Period	Synchronous, with prescaler	2 Tcy + 40	—	—	ns	N = Prescale value (1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from E Clock Edge t Increment	xternal TxCK o Timer	0.75 Tcy + 40	_	1.75 Tcy + 40	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.






TABLE 26-25: INPUT CAPTURE x TIMING REQUIREMENTS

AC CHARACTERISTICS				$\label{eq:standard} \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symb Characteristic ¹⁹		Min	Мах	Units	Conditions			
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 TCY + 20		ns			
			With Prescaler	10	_	ns			
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns			
			With Prescaler	10	_	ns			
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	—	ns	N = Prescale value (1, 4, 16)		

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 26-7: OUTPUT COMPARE x MODULE (OCx) TIMING CHARACTERISTICS




TABLE 26-26: OUTPUT COMPARE x MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
OC10	TccF	OCx Output Fall Time	—	—		ns	See Parameter DO32		
OC11	TccR	OCx Output Rise Time	_	—	_	ns	See Parameter DO31		

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 26-8: OCx/PWMx MODULE TIMING CHARACTERISTICS




TABLE 26-27: SIMPLE OCx/PWMx MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +85^{\circ}\mbox{C for Industrial} \\ & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +125^{\circ}\mbox{C for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions					
OC15	Tfd	Fault Input to PWMx I/O Change	_	_	TCY + 20	ns		
OC20	TFLT	Fault Input Pulse Width	Tcy + 20	_		ns		

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 26-9: MOTOR CONTROL PWMx MODULE FAULT TIMING CHARACTERISTICS




FIGURE 26-10: MOTOR CONTROL PWMx MODULE TIMING CHARACTERISTICS




TABLE 26-28: MOTOR CONTROL PWMx MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions					
MP10	TFPWM	PWMx Output Fall Time	_			ns	See Parameter DO32	
MP11	TRPWM	PWMx Output Rise Time	—	_	_	ns	See Parameter DO31	
MP20	Tfd	Fault Input ↓ to PWMx I/O Change	—	_	50	ns		
MP30	Tfh	Minimum Pulse Width	50		_	ns		

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 26-29	: SPIX MAXIMUM DATA/CLOCK RATE SUMMARY FOR PIC24FJ16MC101/102
--------------------	---

AC CHARAG	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	СКЕ	СКР	SMP			
15 MHz	Table 26-30	—	—	0,1	0,1	0,1			
10 MHz	_	Table 26-31	—	1	0,1	1			
10 MHz	—	Table 26-32	—	0	0,1	1			
15 MHz	—	—	Table 26-33	1	0	0			
11 MHz	—	—	Table 26-34	1	1	0			
15 MHz	_	_	Table 26-35	0	1	0			
11 MHz	_	—	Table 26-36	0	0	0			

FIGURE 26-11: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102




FIGURE 26-12: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102




TABLE 26-30: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Conditions				
SP10	TscP	Maximum SCKx Frequency	—	_	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	_	_	_	ns	See Parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	_	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	_	_	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 26-13: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102

Note: Refer to Figure 26-1 for load conditions.


TABLE 26-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP10	TscP	Maximum SCKx Frequency	_	—	10	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	—	—	ns	See Parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	—	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.






TABLE 26-32:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions							
SP10	TscP	Maximum SCKx Frequency		_	10	MHz	-40°C to +125°C, see Note 3			
SP20	TscF	SCKx Output Fall Time	_	—		ns	See Parameter DO32, and Note 4			
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See Parameter DO31 and Note 4			
SP30	TdoF	SDOx Data Output Fall Time		_	_	ns	See Parameter DO32 and Note 4			
SP31	TdoR	SDOx Data Output Rise Time		—	—	ns	See Parameter DO31 and Note 4			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge		6	20	ns				
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns				
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns				
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns				

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.






TABLE 26-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHA	ARACTERIS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Conditions			
SP70	TscP	Maximum SCKx Input Frequency	_		15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_		ns	See Parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_		ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time				ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	
SP52	TscH2ssH TscL2ssH	SSx After SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid After	—	—	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.






TABLE 26-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CH	ARACTERIS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Conditions		
SP70	TscP	Maximum SCKx Input Frequency	_		11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	-	_	ns	See Parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	_		—	ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—		—	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_		—	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30		—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30		_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30		_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120		_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	
SP52	TscH2ssH TscL2ssH	SSx After SCKx Edge	1.5 Tcy + 40	_		ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid After	—	_	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

FIGURE 26-17: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102




TABLE 26-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	—	Ι	15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_		ns	See Parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_		ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SSx After SCKx Edge	1.5 TCY + 40	—		ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

FIGURE 26-18: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102




TABLE 26-36:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	—	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_		ns	See Parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	_	—	_	ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SSx After SCKx Edge	1.5 TCY + 40	—		ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

TABLE 26-37: SPIX MAXIMUM DATA/CLOCK RATE SUMMARY FOR PIC24FJ32MC101/102/104

AC CHARAG	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP			
15 MHz	Table 26-30	—	—	0,1	0,1	0,1			
9 MHz	—	Table 26-31	—	1	0,1	1			
9 MHz	—	Table 26-32	—	0	0,1	1			
15 MHz	—	—	Table 26-33	1	0	0			
11 MHz	_	_	Table 26-34	1	1	0			
15 MHz	_	—	Table 26-35	0	1	0			
11 MHz	—	—	Table 26-36	0	0	0			

FIGURE 26-19: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104






FIGURE 26-20: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104

TABLE 26-38:SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS
FOR PIC24FJ32MC101/102/104

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condition						
SP10	TscP	Maximum SCKx Frequency	—	-	15	MHz	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See Parameter DO32 and Note 4		
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See Parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See Parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge		6	20	ns			
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.






TABLE 26-39:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

АС СНА	RACTERIST	īCS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions						
SP10	TscP	Maximum SCKx Frequency		—	9	MHz	See Note 3		
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See Parameter DO32 and Note 4		
SP21	TscR	SCKx Output Rise Time	_	—	—	ns	See Parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See Parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See Parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	_	6	20	ns			
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	-	—	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

FIGURE 26-22: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104




TABLE 26-40:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

AC CHA	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions						
SP10	TscP	Maximum SCKx Frequency		—	9	MHz	-40°C to +125°C, see Note 3		
SP20	TscF	SCKx Output Fall Time	_	—	—	ns	See Parameter DO32 and Note 4		
SP21	TscR	SCKx Output Rise Time	_	—	—	ns	See Parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_	—	—	ns	See Parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time			—	ns	See Parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	_	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.






TABLE 26-41:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

АС СН	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCKx Input Frequency		—	15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	—		ns	See Parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	—	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120		—	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4	
SP52	TscH2ssH TscL2ssH	SSx After SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4	
SP60	TssL2doV	SDOx Data Output Valid After SSx Edge	—	—	50	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

FIGURE 26-24: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104




TABLE 26-42:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Conditions			
SP70	TscP	Maximum SCKx Input Frequency		_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	_			ns	See Parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—			ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—		_	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120		_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SSx After SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid After SSx Edge	—	_	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

FIGURE 26-25: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104




TABLE 26-43:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

АС СН	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCKx Input Frequency	—	-	15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	_		ns	See Parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4	
SP52	TscH2ssH TscL2ssH	SSx After SCKx Edge	1.5 TCY + 40	—		ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

FIGURE 26-26: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104





TABLE 26-44:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

АС СН	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Мах	Units	Conditions	
SP70	TscP	Maximum SCKx Input Frequency	_		11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	_		ns	See Parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4	
SP52	TscH2ssH TscL2ssH	SSx After SCKx Edge	1.5 TCY + 40	—		ns	See Note 4	


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.







AC CHA	RACTER	ISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Charact	eristic	Min ⁽¹⁾	Max	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μs			
			400 kHz mode	Tcy/2 (BRG + 1)	—	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs			
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)		μS			
		-	400 kHz mode	Tcy/2 (BRG + 1)	_	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS			
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾		300	ns			
IM25 TSU:DAT	TSU:DAT	Data Input	100 kHz mode	250		ns			
		Setup Time	400 kHz mode	100	_	ns	-		
			1 MHz mode ⁽²⁾	40		ns			
IM26 TH	THD:DAT	Data Input	100 kHz mode	0	_	μS			
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽²⁾	0.2	_	μS	-		
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	Only relevant for		
	100.017		400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start condition		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs			
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	After this period, the		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)		μS			
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs			
		-	1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	-		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns			
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		ns	-		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		ns	-		
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns			
		From Clock	400 kHz mode		1000	ns			
			1 MHz mode ⁽²⁾		400	ns			
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be		
			400 kHz mode	1.3	_	μs	free before a new		
			1 MHz mode ⁽²⁾	0.5		μs μs	transmission can star		
IM50	Св	Bus Capacitive L			400	μ3 pF			
IM51	TPGD	Pulse Gobbler De		65	390	ns	See Note 3		


TABLE 26-45: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to "Inter-Integrated Circuit (I²C[™])" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip web site for the latest "dsPIC33/PIC24 Family Reference Manual" sections.


2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.

FIGURE 26-29: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)







АС СНА	RACTERI	STICS		Standard Ope (unless other Operating terr	wise sta	ated)	ns: 3.0V to 3.6V S ≤ TA ≤ +85°C for Industrial	
_							$S \le TA \le +125^{\circ}C$ for Extended	
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μs		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μs		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	300	ns		
IS25 TSU:DAT	TSU:DAT	Data Input	100 kHz mode	250		ns		
		Setup Time	400 kHz mode	100		ns		
			1 MHz mode ⁽¹⁾	100		ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	—	μS		
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7		μs	Only relevant for Repeate Start condition	
			400 kHz mode	0.6		μS		
			1 MHz mode ⁽¹⁾	0.25	—	μs		
S31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first	
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25		μS		
S33	TSU:STO	Stop Condition	100 kHz mode	4.7		μs		
		Setup Time	400 kHz mode	0.6		μs		
			1 MHz mode ⁽¹⁾	0.6	—	μs		
S34	THD:STO	Stop Condition	100 kHz mode	4000		ns		
		Hold Time	400 kHz mode	600	—	ns	ļ	
			1 MHz mode ⁽¹⁾	250		ns		
S40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns		
		From Clock	400 kHz mode	0	1000	ns	ļ	
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free	
			400 kHz mode	1.3		μS	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5		μS	can start	
S50	Св	Bus Capacitive Lo	bading		400	pF		

TABLE 26-46: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

AC CHA	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions					
Device Supply												
AD01	AVdd	Module VDD Supply ^(2,4)	Greater of VDD – 0.3 or 2.9	—	Lesser of VDD + 0.3 or 3.6	V						
AD02	AVss	Module Vss Supply ^(2,5)	Vss – 0.3	_	Vss + 0.3	V						
AD09	IAD	Operating Current	—	7.0	9.0	mA	See Note 1					
			Anal	og Input								
AD12	VINH	Input Voltage Range VINH ⁽²⁾	VINL		AVdd	V	This voltage reflects Sample-and-Hold Channels 0, 1, 2 and 3 (CH0-CH3), positive input					
AD13	VINL	Input Voltage Range VINL ⁽²⁾	AVss	_	AVss + 1V	V	This voltage reflects Sample-and-Hold Channels 0, 1, 2 and 3 (CH0-CH3), negative input					
AD17	Rin	Recommended Impedance of Analog Voltage Source ⁽³⁾	_	_	200	Ω						

TABLE 26-47: ADC MODULE SPECIFICATIONS

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

3: These parameters are assured by design, but are not characterized or tested in manufacturing.

4: This pin may not be available on all devices, in which case, this pin will be connected to VDD internally. See the "Pin Diagrams" section for availability.

5: This pin may not be available on all devices, in which case, this pin will be connected to Vss internally. See the "Pin Diagrams" section for availability.

6: Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

	RACTERIS	TICS	Standard Operating Conditions (see Note 4): 3.0V to 3.6V (unless otherwise stated)						
	RACIERIS	1105	Operatin	g tempe	rature ·	-40°C ≤	$TA \leq +85^{\circ}C$ for Industrial		
			-40°C \leq TA \leq +125°C for Extended						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		10-Bit ADC Accurac	y – Meas	uremen	ts with A	Vdd/AV	ss ⁽³⁾		
AD20b	Nr	Resolution	1() data bi	ts	bits			
AD21b	INL	Integral Nonlinearity	-1		+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22b	DNL	Differential Nonlinearity	≥1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25b	—	Monotonicity	—	—		_	Guaranteed ⁽¹⁾		
		Dynamic P	erforman	ce (10-E	Bit Mode	(<mark>2</mark>)			
AD30b	THD	Total Harmonic Distortion	—	—	-64	dB			
AD31b	SINAD	Signal to Noise and Distortion	57	58.5		dB			
AD32b	SFDR	Spurious Free Dynamic Range	72	—	_	dB			
AD33b	Fnyq	Input Signal Bandwidth	_		550	kHz			
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits			

TABLE 26-48: 10-BIT ADC MODULE SPECIFICATIONS

Note 1: The Analog-to-Digital conversion result never decreases with an increase in the input voltage and has no missing codes.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: These parameters are characterized, but are tested at 20 ksps only.

4: Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.





FIGURE 26-32: ADC CONVERSION TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



AC CH/	ARACTE	RISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions				
Clock Parameters ⁽²⁾											
AD50	TAD	ADC Clock Period	76			ns					
AD51	tRC	ADC Internal RC Oscillator Period	_	250	_	ns					
Conversion Rate											
AD55	tCONV	Conversion Time	_	12 Tad	_	_					
AD56	FCNV	Throughput Rate	—	—	1.1	Msps					
AD57	TSAMP	Sample Time	2.0 Tad	_	—						
		Timin	g Parame	eters							
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2.0 TAD	—	3.0 Tad	—	Auto-Convert Trigger (SSRC<2:0> = 111) is not selected				
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2.0 Tad	—	3.0 Tad	_					
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 Tad	—						
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	_		20	μS					

TABLE 26-49: 10-BIT ADC CONVERSION TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

TABLE 26-50: COMPARATOR TIMING SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min.	Min. Typ Max.		Units	Conditions	
300	TRESP	Response Time ^(1,2)	_	150	400	ns		
301	TMC20V	Comparator Mode Change to Output Valid ⁽¹⁾	_		10	μS		
302	Ton2ov	Comparator Enabled to Output Valid ⁽¹⁾	—		10	μs		

Note 1: Parameters are characterized but not tested.

2: Response time is measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 26-51: COMPARATOR MODULE SPECIFICATIONS

DC CHA	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max.			Units	Conditions
D300	VIOFF	Input Offset Voltage ⁽¹⁾	-20	±10	20	mV	
D301	VICM	Input Common-Mode Voltage ⁽¹⁾	0	_	AVDD – 1.5V	V	
D302	CMRR	Common-Mode Rejection Ratio ⁽¹⁾	-54	—	—	dB	
D305	IVREF	Internal Voltage Reference ⁽¹⁾	1.116	1.24	1.364	V	

Note 1: Parameters are characterized but not tested.

TABLE 26-52: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS

		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions				Conditions
VR310	TSET	Settling Time ⁽¹⁾	_	_	10	μS	

Note 1: Setting time measured while CVRR = 1 and CVR<3:0> bits transition from '0000' to '1111'.

TABLE 26-53: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

DC CHAI				$\begin{array}{l} \mbox{Standard Operating Conditions:3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max.			Units	Conditions		
VRD310	CVRES	Resolution	CVRSRC/24	_	CVRSRC/32	LSb			
VRD311	CVRAA	Absolute Accuracy	—		0.5	LSb			
VRD312	CVRur	Unit Resistor Value (R)		2k		Ω			

DC CHARACTERISTICS			(unless	$\begin{array}{ll} \mbox{Standard Operating Conditions:} 3.0V \mbox{ to } 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.SymbolCharacteristicMin.Typ.Max.UnitsConditions										
CTMU Current Source ⁽¹⁾										
CTMUI1	IOUT1	Base Range	320	550	980	nA	IRNG<1:0> bits (CTMUICON<9:8>) = 01			
CTMUI2	IOUT2	10x Range	3.2	5.5	9.8	μA	IRNG<1:0> bits (CTMUICON<9:8>) = 10			
CTMUI3	IOUT3	100x Range	32	55	98	μA	IRNG<1:0> bits (CTMUICON<9:8>) = 11			
				Interi	nal Dio	de				
CTMUFV1	VF	Forward Voltage	_	0.77		V	IRNG<1:0> bits (CTMUICON<9:8>) = 0b11 @ +25°C			
CTMUFV2	Vfvr	Forward Voltage Rate		-1.38		mV/°C IRNG<1:0> bits (CTMUICON<9:8>) =				

TABLE 26-54: CTMU CURRENT SOURCE SPECIFICATIONS

Note 1: Nominal value at center point of current trim range (ITRIM<5:0> bits (CTMUICON<15:10>) = 0b000000).




FIGURE 26-33: FORWARD VOLTAGE VERSUS TEMPERATURE


27.0 PACKAGING INFORMATION

27.1 **Package Marking Information**

20-Lead PDIP Example PIC24FJ16MC 101-E/P (e3) 1330235 **M** YYWWNNN (

20-Lead SOIC (.300")






Example



20-Lead SSOP



Example



Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

27.1 Package Marking Information (Continued)

28-Lead SPDIP



28-Lead SOIC



28-Lead SSOP




28-Lead QFN




36-Lead VTLA



Example



Example



Example




Example



Example




27.1 Package Marking Information (Continued)



27.2 Package Details

20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES			
Dimensior	n Limits	MIN	NOM	MAX		
Number of Pins	N	20				
Pitch	е		.100 BSC			
Top to Seating Plane	Α	_	-	.210		
Molded Package Thickness	A2	.115	.130	.195		
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	E	.300	.310	.325		
Molded Package Width	E1	.240	.250	.280		
Overall Length	D	.980	1.030	1.060		
Tip to Seating Plane	L	.115	.130	.150		
Lead Thickness	С	.008	.010	.015		
Upper Lead Width	b1	.045	.060	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing §	eВ	-	_	.430		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-019B


20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW







VIEW A-A

Microchip Technology Drawing C04-094C Sheet 1 of 2

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		N	MILLIMETER	S
Dimension Lin	nits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		1.27 BSC	
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	Е	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	12.80 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	Х			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimension	Dimension Limits		NOM	MAX
Number of Pins	Ν		20	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	_	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	с	0.09	_	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		Ν	MILLIMETERS		
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X20)	X1			0.45	
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	с	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	ф	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX		
Contact Pitch	E	0.65 BSC				
Contact Pad Spacing	С		7.20			
Contact Pad Width (X28)	X1			0.45		
Contact Pad Length (X28)	Y1			1.75		
Distance Between Pads	G	0.20				

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2073A

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0° - 8°		
Lead Thickness	С	0.18 - 0.33		
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	Х			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-105C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimensior	Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	Е	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.50	0.55	0.70
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





Units			MILLIMETERS			
Dimension Limits		MIN	NOM	MAX		
Contact Pitch	E		0.65 BSC			
Optional Center Pad Width	W2			4.25		
Optional Center Pad Length	T2			4.25		
Contact Pad Spacing	C1		5.70			
Contact Pad Spacing	C2		5.70			
Contact Pad Width (X28)	X1			0.37		
Contact Pad Length (X28)	Y1			1.00		
Distance Between Pads	G	0.20				

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-187C Sheet 1 of 2

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		36	
Number of Pins per Side	ND		10	
Number of Pins per Side	NE		8	
Pitch	е	0.50 BSC		
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	Е	5.00 BSC		
Exposed Pad Width	E2	3.60	3.75	3.90
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2




Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-103C Sheet 1 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	И		44	44	
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Width	E	8.00 BSC			
Exposed Pad Width	E2	6.25	6.45	6.60	
Overall Length	D	8.00 BSC			
Exposed Pad Length	D2	6.25	6.45	6.60	
Terminal Width	b	0.20	0.30	0.35	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		I	MILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			6.60
Optional Center Pad Length	T2			6.60
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Height	А	_	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		1	MILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.80 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-157C Sheet 1 of 2

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	Units	N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		44	
Number of Pins per Side	ND		12	
Number of Pins per Side	NE		10	
Pitch	е		0.50 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	4.40 4.55 4.70		4.70
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	4.40	4.55	4.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (February 2011)

This is the initial released version of the document.

Revision B (June 2011)

This revision includes the following global updates:

• All JTAG references have been removed

All other major changes are referenced by their respective section in Table A-1.

In addition, minor text and formatting changes were incorporated throughout the document.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
High-Performance, Ultra Low Cost 16-bit Microcontrollers	The TMS, TDI, TDO, and TCK pin names were removed from these pin diagrams:
	28-pin SPDIP/SOIC/SSOP
	• 28-pin QFN
	• 36-pin TLA
Section 1.0 "Device Overview"	Updated the Buffer Type to Digital for the CTED1 and CTED2 pins (see Table 1-1).
Section 4.0 "Memory Organization"	Updated the SR and CORCON SFRs in the CPU Core Register Map (see Table 4-1).
	Updated the SFR Address for IC2CON, IC3BUF, and IC3CON in the Input Capture Register Map (see Table 4-6).
	Added the VREGS bit to the RCON register in the System Control Register Map (see Table 4-24).
Section 6.0 "Resets"	Added the VREGS bit to the RCON register (see Register 6-1).
Section 8.0 "Oscillator Configuration"	Updated the definition for COSC<2:0> = 001 and NOSC<2:0> = 001 in the OSCCON register (see Register 8-1).
Section 15.0 "Motor Control PWMx Module"	Updated the title for Example 15-1 to include a reference to the Assembly language.
	Added Example 15-2, which provides a C code version of the write- protected register unlock and Fault clearing sequence.
	Changed the bit PWMLOCK to PWMKEY in the PWMx Key Unlock Register (see Register 15-15).
Section 19.0 "10-bit Analog-to-Digital Converter (ADC)"	Updated the CH0 section and added Note 2 in both ADC block diagrams (see Figure 19-1 and Figure 19-2).
	Updated the multiplexor values in the ADC Conversion Clock Period Block Diagram (see Figure 19-3.
	Added the 01110 bit definitions and updated the 01101 bit definitions for the CH0SB<4:0> and CH0SA<4:0> bits in the AD1CHS0 register (see Register 19-5).
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Removed Section 22.1 "Measuring Capacitance", Section 22.2 "Measuring Time", and Section 22.3 "Pulse Generation and Delay"
	Updated the key features.
	Added the CTMU Block Diagram (see Figure 22-1).
	Updated the ITRIM<5:0> bit definitions and added Note 1 to the CTMU Current Control register (see Register 22-3).

Section Name **Update Description** Section 23.0 "Special Features" Updated bits 5 and 4 of FPOR, modified Note 2, and removed Note 3 from the Configuration Shadow Register Map (see Table 23-1). Updated bit 14 of CONFIG1 and removed Note 4 from the Configuration Flash Words (see Table 23-2). Updated the PLLKEN Configuration bit description (see Table 23-3). Added Note 3 to Connections for the On-Chip Voltage Regulator (see Figure 23-1). Section 26.0 "Electrical Characteristics" Updated the Standard Operating Conditions to: 3.0V to 3.6V in all tables. Removed the Voltage on VCAP with respect to VSS entry in Absolute Maximum Ratings⁽¹⁾. Updated the VDD Range (in Volts) in Operating MIPS vs. Voltage (see Table 26-1). Removed parameter DC18 and updated the minimum value for parameter DC 10 in the DC Temperature and Voltage Specifications (see Table 26-4). Updated the Characteristic definition and the Typical value for parameter BO10 in Electrical Characteristics: BOR (see Table 26-5). Updated Note 2 in the DC Characteristics: Operating Current (IDD) (see Table 26-6). Updated Note 2 in the DC Characteristics: Idle Current (IIDLE) (see Table 26-7). Updated Note 2 and parameters DC60C and DC61a-DC61d in the DC Characteristics: Power-Down Current (IPD) (see Table 26-8). Updated Note 2 in the DC Characteristics: Doze Current (IDOZE) (see Table 26-9). Added Note 1 to the Internal Voltage Regulator Specifications (see Table 26-13). Updated the Minimum and Maximum values for parameter F20a and the Typical value for parameter F20b in AC Characteristics: Internal Fast RC (FRC) Accuracy (see Table 26-18). Updated the Minimum, Typical, and Maximum values for parameters F21a and F21b in Internal Low-Power RC (LPRC) Accuracy (see Table 26-19). Updated the Minimum, Typical, and Maximum values for parameter D305 in the Comparator Module Specifications (see Table 26-43). Added parameters CTMUFV1 and CTMUFV2 and updated Note 1 and the Conditions for all parameters in the CTMU Current Source Specifications (see Table 26-46). Added Forward Voltage Versus Temperature (see Figure 26-25).

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Revision C (June 2012)

This revision includes updates in support of the following new devices:

- PIC24FJ32MC101
- PIC24FJ32MC102
- PIC24FJ32MC104

Also, where applicable, new sections were added to peripheral chapters that provide information and links to the related resources, as well as helpful tips. For examples, see Section 18.1 "UARTx Helpful Tips" and Section 18.2 "UARTx Resources".

This revision includes text and formatting changes that were incorporated throughout the document.

All other major changes are referenced by their respective section in Table A-2.

Section Name	Update Description
16-Bit Microcontrollers (up to 32-Kbyte Flash and 2-Kbyte SRAM)	The content on the first page of this section was extensively reworked to provide the reader with the key features and functionality of this device family in an "at-a-glance" format.
	TABLE 2: "PIC24FJ32MC101/102/104 Controller Families" was added, which provides a feature overview of the new devices.
	All pin diagrams were updated (see "Pin Diagrams").
Section 1.0 "Device	Updated the notes in the device family block diagram (see Figure 1-1).
Overview"	Updated the following pinout I/O descriptions (Table 1-1): ANx CNx RAx RCx Relocated 1.1 "Referenced Sources" to the previous chapter (see "Referenced
	Sources").
Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers"	Updated the Recommended Minimum Connection diagram (see Figure 2-1).
Section 4.0 "Memory Organization"	Updated the existing Program Memory Map (see Figure 4-1) and added the Program Memory Map for PIC24FJ16MC101/102 Devices (see Figure 4-2).
	Updated the existing Data Memory Map (see Figure 4-4) and added the Data Memory Map for PIC24FJ32MC101/102/104 Devices with 2 KB RAM (see Figure 4-5).
	The following Special Function Register maps were updated or added:
	TABLE 4-4: Change Notification Register Map for PIC24FJ32MC104 Devices
	TABLE 4-5: Interrupt Controller Register Map
	TABLE 4-8: Input Capture Register Map
	TABLE 4-14: ADC1 Register Map for PIC24FJXXMC101 Devices
	TABLE 4-16: ADC1 Register Map for PIC24FJ32MC104 Devices
	TABLE 4-21: Peripheral Pin Select (PPS) Input Register Map
	 TABLE 4-24: Peripheral Pin Select Output Register Map for PIC24FJ32MC104 Devices
	TABLE 4-25: PORTA Register Map for PIC24FJ16MC101/102 Devices
	TABLE 4-27: PORTA Register Map for PIC24FJ32MC104 Devices
	TABLE 4-33: PORTC Register Map for PIC24FJ32MC104 Devices
	TABLE 4-36: PMD Register Map

TABLE A-2:MAJOR SECTION UPDATES

TABLE A-2: MAJOR	SECTION UPDATES (CONTINUED)
Section Name	Update Description
Section 7.0 "Interrupt Controller"	Updated the Interrupt Vectors (see Table 7-1).
Controller	The following registers were updated or added:
	Register 7-5: IFS0: Interrupt Flag Status Register 0
	Register 7-11: IEC1: Interrupt Enable Control Register 1
	Register 7-21: IPC6: Interrupt Priority Control Register 6
Section 9.0 "Power- Saving Features"	Updated .
Section 10.0 "I/O Ports"	Updated TABLE 10-1: Selectable Input Sources (Maps Input to Function) ⁽¹⁾ .
	Updated TABLE 10-2: Output Selection for Remappable Pin (RPn)
	The following registers were updated or added:
	Register 10-4: RPINR4: Peripheral Pin Select Input Register 4
	Register 10-6: RPINR8: Peripheral Pin Select Input Register 8
	Register 10-19: RPOR8: Peripheral Pin Select Output Register 8
	Register 10-20: RPOR9: Peripheral Pin Select Output Register 9
	Register 10-21: RPOR10: Peripheral Pin Select Output Register 10
	Register 10-22: RPOR11: Peripheral Pin Select Output Register 11
	Register 10-23: RPOR12: Peripheral Pin Select Output Register 12
Section 12.0 "Timer2/3 and Timer4/5 Features"	The features and operation information was extensively updated in support of Timer4/5 (see Section 12.1 "32-Bit Operation" and Section 12.2 "16-Bit Operation").
	The block diagrams were updated in support of the new timers (see Figure 12-1, Figure 12-2, and Figure 12-3).
	The following registers were added:
	Register 12-3: T4CON: Timer4 Control Register(1)
	Register 12-4: T5CON: Timer5 Control Register(3)
Section 15.0 "Motor	Updated TABLE 15-1: Internal Pull-Down resistors on PWMx Fault pins.
Control PWM Module"	Note 2 was added to Register 15-5: PWMxCON1: PWMx Control Register 1 ⁽¹⁾ .
Section 19.0 "10-Bit	The number of available input pins and channels were updated from six to 14.
Analog-to-Digital Converter (ADC)"	Updated FIGURE 19-1: ADC1 Block Diagram for PIC24FJXXMC101 Devices.
	Updated FIGURE 19-2: ADC1 Block Diagram for PIC24FJXXMC102 Devices.
	Added FIGURE 19-3: ADC1 Block Diagram for PIC24FJXXMC104 Devices.
	The following registers were updated:
	Register 19-4: AD1CHS123: ADC1 Input Channel 1, 2, 3 Select Register
	Register 19-5: AD1CHS0: ADC1 INPUT Channel 0 select Register
	• Register 19-6: AD1CSSL: ADC1 Input Scan Select Register Low ^(1,2,3)
	Register 19-7: AD1PCFGL: ADC1 Port Configuration Register Low ^(1,2,3)

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 26.0 "Electrical	Updated the Absolute Maximum Ratings.
Characteristics"	Updated TABLE 26-2: Thermal Operating Conditions.
	Updated TABLE 26-6: DC Characteristics: Operating Current (Idd).
	Updated TABLE 26-7: DC Characteristics: Idle Current (lidle).
	Updated TABLE 26-8: DC Characteristics: Power-Down Current (Ipd).
	Updated TABLE 26-9: DC Characteristics: Doze Current (Idoze).
	Updated TABLE 26-10: DC Characteristics: I/O Pin Input Specifications.
	Updated TABLE 26-11: DC Characteristics: I/O Pin Output Specifications.
	Replaced all SPI specifications and figures (see Table 26-29 through Table 26-44 and Figure 26-11 through Figure 26-26).
Section 27.0 "Packaging Information"	Added the following Package Marking Information and Package Drawings: • 44-Lead TQFP
	• 44-Lead QFN
	 44-Lead VTLA (referred to as TLA in the package drawings)

Revision D (September 2013)

Never released.

Revision E (March 2014)

This revision includes updates to the values in Section 26.0 "Electrical Characteristics" and updated diagrams in Section 27.0 "Packaging Information". There are minor text edits throughout the document.

INDEX

Α	
AC Characteristics	
Comparator Module	
Comparator Reference Voltage	
Settling Time	
10-Bit ADC Conversion Requirements	
10-Bit ADC Module	
ADC Module	
Internal Fast RC (FRC) Accuracy	
Internal Low-Power RC (LPRC) Accuracy	
Load Conditions	
ADC	
Helpful Tips	
Initialization	195
Key Features	
Resources	
Alternate Interrupt Vector Table (AIVT)	73
Analog-to-Digital Converter (ADC)	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

В

Block Diagrams
16-Bit Timer1 Module143
6-Channel PWM1 Module160
ADC Conversion Clock Period199
ADC1 for PIC24FJXXMC101 Devices
ADC1 for PIC24FJXXMC102 Devices
ADC1 for PIC24FJXXMC104 Devices
Comparator I/O Operating Modes210
Comparator Voltage Reference
Connections for On-Chip Voltage Regulator246
CTMU Module236
Digital Filter Interconnect
I ² C Module
Input Capture Module153
Multiplexing Remappable Output for RPn122
Oscillator System 103
Output Compare Module155
PIC24FJ16MC101/102 and
PIC24F32MC101/102/104 Devices
PIC24FJ16MC101/102 and
PIC24FJ32MC101/102/104 CPU Core
Remappable MUX Input for U1RX120
Reset System65
RTCC Module223
Shared Port Structure118
SPIx Module175
Timer2 and Timer4 (16-Bit)147
Timer2/3 and Timer4/5 (32-Bit)146
Timer3 and Timer5 (16-Bit)147
UARTx Module189
User-Programmable Blanking Function
Watchdog Timer (WDT) 247
Brown-out Reset (BOR)
and Power-up Timer (PWRT)70

С

C Compilers	
MPLAB XC Compilers	258
Charge Time Measurement Unit. See CTMU.	
Clock Switching	110
Enabling	110
Sequence	. 110
Code Examples	
Port Write/Read	
PWRSAV Instruction Syntax	111
Setting the RTCWREN Bit	224
Write-Protected Register Unlock, Fault Clearing	
Sequence in Assembly Code	162
Write-Protected Register Unlock, Fault Clearing	
Sequence in C Compiler Code	162
Code Protection	
Comparator Module	209
Configuration Bits	241
Description	243
Configuration Register Maps	
Configuration Flash Words	
(PIC24FJ16MC10X Devices)	242
Configuration Flash Words	
(PIC24FJ32MC10X Devices)	242
Configuration Shadow	242
CPU	25
Control Registers	28
Special Features	241
CPU Clocking System	104
PLL Configuration	105
Selection	104
Sources	104
Customer Change Notification Service	360
Customer Notification Service	360
Customer Support	360
D	

D

Data Address Space	34
Memory Map for PIC24FJ16MC101/102 Devices	
with 1-Kbyte RAM	35
Memory Map for PIC24FJ32MC101/102/104 Devices	
with 2-Kbyte RAM	36
Near Data Space	34
SFR Space	34
Software Stack	55
Width	34
Data Addressing Overview	25
Data Memory	
Organization and Alignment	34

DC Characteristics	
Comparator Module	
Comparator Reference Voltage	
BOR	
Doze Current (IDOZE)	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Operating Current (IDD)	
Operating MIPS vs. Voltage	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	
Thermal Operating Conditions	
Thermal Packaging	
Demo/Development Boards, Evaluation and	
Starter Kits	260
Development Support	
Third-Party Tools	
Doze Mode	
2020	

Ε

Electrical Characteristics	
Absolute Maximum Ratings	
AC	274
Equations	
Device Operating Frequency	104
Maximum Row Write Time	62
Minimum Row Write Time	62
MS with PLL Mode Example	105
Programming Time	62
Errata	13

F

61
62
62
62
62
61
241

G

-	
Getting Started with 16-Bit MCUs	21
I	
I/O Ports	
Configuring Analog Port Pins	119
Helpful Tips	124
Open-Drain Configuration	119
Parallel I/O (PIO)	
Resources	
Write/Read Timing	
I ² C	
Operating Modes	
Registers	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	
Control Registers	
Input Change Notification (ICN)	

Instruction Addressing Modes 5	
File Register Instructions 5	
Fundamental Modes Supported 5	
MCU Instructions 5	
Move Instructions 5	56
Other Instructions 5	6
Instruction Set	
Overview	51
Summary	
Instruction-Based Power-Saving Modes11	1
Coincident Interrupts11	
Idle 11	2
Sleep 11	1
Internal LPRC Oscillator	
Use with WDT 24	17
Internet Address	30
Interrupt Controller7	'3
Interrupt Vector Table (IVT) 7	'3
Interrupt Vectors (table)7	′5
Interrupts	
Control and Status Registers7	'6
IECx7	6'
IFSx7	'6
INTCON17	<i>'</i> 6
INTCON27	<i>'</i> 6
INTTREG7	76
IPCx7	76
Reset Sequence7	73
Setup Procedures 10)2
Initialization10)2
Interrupt Disable 10)2
Interrupt Service Routine (ISR)	
Trap Service Routine (TSR)	

Μ

Memory Organization	31
Microchip Internet Web Site	360
Motor Control PWM	159
6-Channel PWM1 Module	
PWMx Faults	
PWMx Write-Protected Registers	161
MPLAB Assembler, Linker, Librarian	258
MPLAB ICD 3 In-Circuit Debugger	
MPLAB PM3 Device Programmer	259
MPLAB REAL ICE In-Circuit Emulator System	259
MPLAB X Integrated Development	
Environment Software	257
MPLAB X SIM Software Simulator	259
MPLIB Object Librarian	258
MPLINK Object Linker	
0	
Output Compare	155
Modes	

Ρ

321, 322, 323

Operation (figure)..... 156

Peripheral Pin Select (PPS)
Available Pins
Controlling120
Remappable Peripheral Registers
Selectable Input Sources
Selectable Output for RPn 122
PICkit 3 In-Circuit Debugger/Programmer
Pinout I/O Descriptions (table)
Postscaler/Prescaler Counts
Clearing with CLRWDT and
PWRSAV Instructions
Power-on Reset (POR)70
Power-Saving Features
Clock Frequency and Switching111
Program Address Space
Construction
Data Access from Program Memory Using PSV 59
Data Access from Program Memory Using
Table Instructions58
Data Access from, Address
Generation57
Memory Map for
Memory Map for PIC24FJ16MC101/102 Devices
PIC24FJ16MC101/102 Devices

R

Real-Time Clock and Calendar (RTCC)
6-Output PWM1 42
ADC1 for PIC24FJ32MC104 Devices
ADC1 for PIC24FJXXMC101 Devices
ADC1 for PIC24FJXXMC102 Devices
Change Notification for
PIC24FJ32MC104 Devices
Change Notification for
PIC24FJXXMC101 Devices
Change Notification for
PIC24FJXXMC102 Devices
Comparator
CPU Core
CTMU
I2C1
Input Capture 41
Interrupt Controller 39
NVM
Output Compare41
Pad Configuration47
Peripheral Pin Select (PPS) Input
Peripheral Pin Select (PPS) Output for
PIC24FJ32MC104 Devices50
Peripheral Pin Select (PPS) Output for
PIC24FJXXMC101 Devices
Peripheral Pin Select (PPS) Output for
PIC24FJXXMC102 Devices
PMD54
PORTA for PIC24FJ32MC104 Devices51

PORTA for PIC24FJXXMC101/102 Devices	51
PORTB for PIC24FJ32MC104 Devices	53
PORTB for PIC24FJXXMC101 Devices	52
PORTB for PIC24FJXXMC102 Devices	
PORTC for PIC24FJ32MC104 Devices	
Real-Time Clock and Calendar (RTCC)	47
SPI1	
System Control	
Timers for PIC24FJ16MC101/102 Devices	40
Timers for PIC24FJ32MC101/102/104 Devices.	40
UART1	
	40
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select)	205
AD1CHS123 (ADC1 Input	
Channel 1, 2, 3 Select)	204
AD1CON1 (ADC1 Control 1)	
AD1CON2 (ADC1 Control 2)	202
AD1CON3 (ADC1 Control 3)	
AD1CSSL (ADC1 Input Scan Select Low)	
AD1PCFGL (ADC1 Port Configuration Low)	
ALCFGRPT (Alarm Configuration)	228
ALRMVAL (Alarm Minutes and Seconds Value,	
	004
ALRMPTR = 00)	234
ALRMVAL (Alarm Month and Day Value,	
ALRMPTR = 10)	232
ALRMVAL (Alarm Weekday and Hours Value,	
ALRMPTR = 01)	
CLKDIV (Clock Divisor)	108
CMSTAT (Comparator Status)	213
CMxCON (Comparator x Control)	
	214
CMxFLTR (Comparator x Filter Control)	220
CMxMSKCON (Comparator x Mask	
Gating Control)	218
Gating Control)	218
CMxMSKSRC (Comparator x Mask Source	
CMxMSKSRC (Comparator x Mask Source Select Control)	216
CMxMSKSRC (Comparator x Mask Source Select Control)	216
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control)	216 29, 77
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1)	216 29, 77 237
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2)	216 29, 77 237 238
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control)	216 29, 77 237 238
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control)	216 29, 77 237 238
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage	216 29, 77 237 238 239
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control)	216 29, 77 237 238 239 221
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID)	216 29, 77 237 238 239 221 245
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVREV (Device Revision)	216 29, 77 237 238 239 221 245 245
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVREV (Device Revision)	216 29, 77 237 238 239 221 245 245
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control)	216 29, 77 237 238 239 221 245 245 183
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask)	216 29, 77 237 238 239 221 245 245 183 187
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status)	216 29, 77 237 238 239 245 245 183 187 185
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control)	216 29, 77 237 238 239 245 245 183 187 185 154
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control)	216 29, 77 237 238 239 245 245 183 187 185 154
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0)	216 29, 77 237 238 239 245 245 245 183 187 185 154 85
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1)	216 29, 77 237 238 239 245 245 183 187 185 154 85 87
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) Register 1) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVREV (Device Revision) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxCON (I2Cx Control) I2CxCON (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) I2CX IECO (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 2)	216 29, 77 237 238 239 245 245 245 183 187 185 154 85 87 88
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) Register 1) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVREV (Device Revision) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxCON (I2Cx Control) I2CxCON (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Slave Mode Address Mask) I2CxCON (Input Capture x Control) I2CxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3)	216 29, 77 237 238 239 245 245 245 183 183 185 154 85 87 88 88
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) Register 1) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVREV (Device Revision) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxCON (I2Cx Control) I2CxCON (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) I2CX IECO (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 2)	216 29, 77 237 238 239 245 245 245 183 183 185 154 85 87 88 88
CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) Register 1) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxCON (I2Cx Control) I2CxCON (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Slave Mode Address Mask) I2CxCON (Input Capture x Control) I2CxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4)	216 29, 77 237 238 239 245 245 245 183 183 185 154 85 87 88 88 88
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 245 245 245 183 183 185 154 85 87 88 88 88 88 80
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 245 245 245 183 185 154 154 85 87 88 88 88 89 80 82
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 245 245 245 245 183 187 185 154 85 87 88 88 88 88 88 88 80 82 83
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 245 245 245 245 183 187 185 154 85 87 88 88 88 88 88 88 83
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 183 183 185 154 85 85 85 88 88 88 89 80 82 83 83
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 245 183 183 185 154 154 85 87 88 88 89 80 82 83 83 84
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 245 183 183 185 154 85 85 87 88 88 88 88 88 83 83 83 84 78
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 245 183 183 185 154 85 87 88 88 88 88 89 80 82 83 83 83 84 78 79
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 245 183 183 185 154 85 87 88 88 88 88 89 80 82 83 83 83 84 78 79
 CMxMSKSRC (Comparator x Mask Source Select Control) CORCON (Core Control) CTMUCON1 (CTMU Control Register 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) DEVID (Device ID) DEVREV (Device Revision) I2CxCON (I2Cx Control) I2CxCON (I2Cx Control) I2CxSTAT (I2Cx Status) ICxCON (Input Capture x Control) IEC0 (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 0) IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTCON2 (Interrupt Control 2) INTCON2 (Interrupt Control 2) 	216 29, 77 237 238 239 221 245 245 245 183 183 185 154 85 85 87 88 88 88 88 88 83 83 83 83 79 101
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 245 245 183 183 187 185 154 85 87 88 88 88 88 88 88 80 82 83 83 84 78 79 101 90
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 245 183 183 187 185 154 85 87 88 88 88 89 80 82 83 83 84 78 79 101 90 91
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 245 154 154 154 85 87 88 88 88 88 88 89 80 82 83 83 84 78 79 101 90 91 97
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 245 154 154 154 85 87 88 88 88 88 88 89 80 82 83 83 84 78 79 101 90 91 97
 CMxMSKSRC (Comparator x Mask Source Select Control)	216 29, 77 237 238 239 221 245 245 245 245 183 183 187 185 154 85 87 88 88 88 80 80 83 83 83 84 78 79 101 90 91 97 98

IPC19 (Interrupt Priority Control 19)	100
IPC2 (Interrupt Priority Control 2)	
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	
IPC6 (Interrupt Priority Control 6)	95
IPC7 (Interrupt Priority Control 7)	96
IPC9 (Interrupt Priority Control 9)	
NVMCON (Flash Memory Control)	63
NVMKEY (Nonvolatile Memory Key)	64
OCxCON (Output Compare x Control)	. 157
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tuning)	
PADCFG1 (Pad Configuration Control)	
PMD1 (Peripheral Module Disable Control 1)	113
PMD2 (Peripheral Module Disable Control 2)	
PMD3 (Peripheral Module Disable Control 3)	
PMD4 (Peripheral Module Disable Control 4)	
PWMxCON1 (PWMx Control 1)	
PWMxCON2 (PWMx Control 2)	
PWMxKEY (PWMx Key Unlock)	
PxDC1 (PWMx Duty Cycle 1)	
PxDC2 (PWMx Duty Cycle 2)	
PxDC3 (PWMx Duty Cycle 3)	
PxDTCON1 (PWMx Dead-Time Control 1)	. 168
PxDTCON2 (PWMx Dead-Time Control 2)	. 169
PxFLTACON (PWMx Fault A Control)	. 170
PxFLTBCON (PWMx Fault B Control	
PxOVDCON (PWMx Override Control)	
PxSECMP (PWMx Special Event Compare)	
PxTCON (PWMx Time Base Control)	163
PxTMR (PWMx Timer Count Value)	
	164
PyTPER (PWMy Time Base Period)	.164
PxTPER (PWMx Time Base Period)	. 164 . 164
PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and	. 164
PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration)	. 164 . 225
PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control)	. 164 . 225 66
PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0)	. 164 . 225 66 . 125
PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1)	. 164 . 225 66 . 125 . 126
PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1)	. 164 . 225 66 . 125 . 126 . 131
PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18)	. 164 . 225 66 . 125 . 126 . 131 . 132
 PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) 	. 164 . 225 66 . 125 . 126 . 131 . 132 . 133
 PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) 	. 164 . 225 66 . 125 . 126 . 131 . 132 . 133 . 134
 PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR3 (Peripheral Pin Select Input 3) 	.164 .225 .125 .126 .131 .132 .133 .134 .127
 PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) 	. 164 . 225 66 . 125 . 126 . 131 . 132 . 133 . 134 . 127 . 128
 PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR3 (Peripheral Pin Select Input 3) 	. 164 . 225 66 . 125 . 126 . 131 . 132 . 133 . 134 . 127 . 128
 PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) 	. 164 . 225 66 . 125 . 126 . 131 . 132 . 133 . 134 . 127 . 128 . 129
 PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control)	. 164 . 225 66 . 125 . 126 . 131 . 132 . 133 . 134 . 127 . 128 . 129 . 130
 PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR7 (Peripheral Pin Select Input 7) RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) 	. 164 66 . 125 . 126 . 131 . 132 . 133 . 134 . 127 . 128 . 129 . 130 . 135
 PxTPER (PWMx Time Base Period) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control)	. 164 66 . 125 . 126 . 131 . 132 . 133 . 134 . 127 . 128 . 129 . 130 . 135 . 135
 PxTPER (PWMx Time Base Period)	. 164 . 225 66 . 125 . 126 . 131 . 132 . 133 . 134 . 127 . 128 . 129 . 130 . 135 . 135 . 140
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .128 .130 .135 .135 .140 .140
 PxTPER (PWMx Time Base Period)	.164 .225 .126 .125 .126 .131 .132 .133 .134 .127 .128 .130 .135 .135 .140 .140 .141
 PxTPER (PWMx Time Base Period)	.164 .225 .126 .125 .126 .131 .132 .133 .134 .127 .128 .130 .135 .140 .140 .141 .136
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .128 .130 .135 .140 .140 .141 .136 .136
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .128 .130 .135 .140 .140 .141 .136 .136 .137
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .128 .130 .135 .140 .140 .141 .136 .137 .137
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .128 .130 .135 .140 .140 .141 .136 .137 .137 .138
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .138 .135 .135 .140 .135 .140 .136 .137 .137 .138 .138
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .138 .135 .135 .140 .135 .140 .136 .137 .137 .138 .138 .139
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .138 .135 .135 .140 .135 .140 .136 .137 .137 .138 .138 .139
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .128 .135 .135 .135 .140 .141 .136 .137 .138 .139 .139 .139
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .128 .135 .135 .135 .140 .141 .136 .137 .138 .139 .139 .139
 PxTPER (PWMx Time Base Period)	.164 .225 66 .125 .126 .131 .132 .133 .134 .127 .128 .135 .135 .135 .135 .135 .135 .135 .140 .141 .136 .137 .138 .139 .139 .231

RTCVAL (Weekday and Hours Value,	
RTCPTR = 01))
RTCVAL (Year Value, RTCPTR = 11) 229	1
SPIxCON1 (SPIx Control 1) 178	5
SPIxCON2 (SPIx Control 2) 180	1
SPIxSTAT (SPIx Status and Control) 177	
SR (CPU STATUS)	
T1CON (Timer1 Control) 144	ŀ
T2CON (Timer2 Control) 148	
T3CON (Timer3 Control) 149	,
T4CON (Timer4 Control) 150	
T5CON (Timer5 Control) 151	
UxMODE (UARTx Mode) 191	
UxSTA (UARTx Status and Control) 193	
Resets65	,
Brown-out Reset (BOR) 65	
Configuration Mismatch (CM) 71	
Configuration Mismatch (CM) Reset)
External (EXTR)71	
Illegal Condition72	
Illegal Opcode72	
Security72	
Uninitialized W Register72	
Illegal Condition Device Reset (IOPUWR)	,
Illegal Opcode72	
Illegal Opcode <u>Reset</u> 65	
Master Clear (MCLR) Pin 65	
Oscillator Delays 68	,
Power-on Reset (POR)65	
RESET Instruction (SWR) 65	
Security Reset 65	
Software Instruction (SWR) 71	
Trap Conflict 71	
Trap Conflict Reset (TRAPR) 65	
Uninitialized W Register72	
Uninitialized W Register Reset65	
Watchdog Timer Time-out Reset (WDTO) 65, 71	
Revision History)
RTCC	
Registers 224	
Mapping224	
Write Lock 224	
S	
-	
Serial Peripheral Interface (SPI)	'
Software Stack Pointer, Frame Pointer CALL Stack Frame	
Special MCU Features	,

Special MCU Features				
SPIx Module				
Control and Status Registers	177			
Helpful Tips	176			
Resources	176			
Symbols Used in Opcode Descriptions	250			
т				
Temperature and Voltage Specifications				
AC	274			
Timor1	1/2			

Timer1143
Timer2/3 and Timer4/5
16-Bit Operation145
32-Bit Operation145
Features
Timing Characteristics
CLKO and I/O

Timing Diagrams
10-Bit ADC Conversion (CHPS<1:0> = 01, SIMSAM = 0,
ASAM = 0, SSRC<2:0> = 000)
ADC Conversion (CHPS<1:0> = 01, SIMSAM = 0,
ASAM = 1, SSRC<2:0> = 111,
SAMC<4:0> = 00001)
Brown-out Situations
External Clock
Forward Voltage vs. Temperature
I2Cx Bus Data (Master Mode)
I2Cx Bus Data (Slave Mode)
I2Cx Bus Start/Stop Bits (Master Mode)
Input Capture (ICx)
Motor Control PWMx
Motor Control PWMx Fault
OCx/PWMx
Output Compare x (OCx)
Reset, Watchdog Timer, Oscillator Start-up Timer
and Power-up Timer278
SPIx Master Mode (Full-Duplex, CKE = 0, CKP = x,
SMP = 1) for PIC24FJ16MC101/102287
SPIx Master Mode (Full-Duplex, CKE = 0, CKP = x,
SMP = 1) for PIC24FJ32MC101/102/104
SPIx Master Mode (Full-Duplex, CKE = 1, CKP = x,
SMP = 1) for PIC24FJ16MC101/102286
SPIx Master Mode (Full-Duplex, CKE = 1, CKP = x,
SMP = 1) for PIC24FJ32MC101/102/104
SPIx Master Mode (Half-Duplex, Transmit Only,
CKE = 0) for PIC24FJ16MC101/102
SPIx Master Mode (Half-Duplex, Transmit Only,
CKE = 0) for PIC24FJ32MC101/102/104 297 SPIx Master Mode (Half-Duplex, Transmit Only,
CKE = 1) for PIC24FJ16MC101/102
SPIx Master Mode (Half-Duplex, Transmit Only,
CKE = 1) for PIC24FJ32MC101/102/104
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 0,
SMP = 0) for PIC24FJ16MC101/102
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 0,
SMP = 0) for PIC24FJ32MC101/102/104
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 1,
SMP = 0) for PIC24FJ16MC101/102293
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 1,
SMP = 0) for PIC24FJ32MC101/102/104
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 0,
SMP = 0) for PIC24FJ16MC101/102289
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 0,
SMP = 0) for PIC24FJ32MC101/102/104
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 1,
SMP = 0) for PIC24FJ16MC101/102291
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 1,
SMP = 0) for PIC24FJ32MC101/102/104
System Reset69 Timer1, 2 and 3 External Clock279
Timing Requirements
Capacitive Loading on Output Pins
External Clock
I/O
Input Capture x
•

Timing Specifications	
CTMU Current Source	320
I2Cx Bus Data Requirements (Master Mode)	312
I2Cx Bus Data Requirements (Slave Mode)	
Motor Control PWMx Requirements	
Output Compare x Requirements	
PLL Clock	
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out Reset	
Requirements	278
Simple OCx/PWMx Mode Requirements	282
SPIx Master Mode (Full-Duplex, CKE = 0, CKP = x ,	
SMP = 1) for PIC24FJ16MC101/102	288
SPIx Master Mode (Full-Duplex, CKE = 0, CKP = x ,	
SMP = 1) for PIC24FJ32MC101/102/104	302
SPIx Master Mode (Full-Duplex, CKE = 1, CKP = x,	
SMP = 1) for PIC24FJ16MC101/102	286
SPIx Master Mode (Full-Duplex, $CKE = 1$, $CKP = x$,	
SMP = 1) for PIC24FJ32MC101/102/104	300
SPIx Master Mode (Half-Duplex, Transmit Only)	
for PIC24FJ16MC101/102	285
SPIx Master Mode (Half-Duplex, Transmit Only)	
for PIC24FJ32MC101/102/104	298
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 0,	
SMP = 0) for PIC24FJ16MC101/102	296
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 0,	
SMP = 0) for PIC24FJ32MC101/102/104	310
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 1,	
SMP = 0) for PIC24FJ16MC101/102	294
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 1,	
SMP = 0) for PIC24FJ32MC101/102/104	308
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 0,	
SMP = 0) for PIC24FJ16MC101/102	290
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 0,	
SMP = 0) for PIC24FJ32MC101/102/104	304
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 1,	
SMP = 0) for PIC24FJ16MC101/102	292
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 1,	
SMP = 0) for PIC24FJ32MC101/102/104	
Timer1 External Clock Requirements	
Timer2/4 External Clock Requirements	
Timer3/5 External Clock Requirements	280
Trap Vectors (table)	. 76
U	
-	

WWW, On-Line Support 13

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

			PIC 24 FJ 16 MC1 02 T E / SP - XXX	Examples:
Tape and Reel F	amily y Size lag (if a nge	(Kby	/te)	 a) PIC24FJ16MC102-E/SP: Motor Control PIC24, 16-Kbyte Program memory, 28-Pin, Extended Temperature, SPDIP Package.
Architecture:	24	=	16-bit Microcontroller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	MC1	=	Motor Control family	
Pin Count:	01 02			
Temperature Range:	l E	= =	-40°C to +85°C (Industrial) -40°C to +125°C (Extended)	
Package:	P SS SP ML PT TL	= = =	Plastic Dual In-Line - 300 mil body (PDIP) Plastic Shrink Small Outline -5.3 mm body (SSOP) Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide, 300 mil body (SOIC) Plastic Quad, No Lead Package - (28-pin) 6x6 mm body (QFN) Plastic Thin Quad Flatpack - (44-pin) 10x10 mm body (TQFP) Very Thin Leadless Array - (36-pin) 5x5 mm body (VTLA)	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Reprinted on recycled paper.

ISBN: 978-1-62077-959-0

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

10/28/13

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

PIC24FJ16MC101-E/P PIC24FJ16MC101-E/SO PIC24FJ16MC101-E/SS PIC24FJ16MC101-I/P PIC24FJ16MC101-I/SO PIC24FJ16MC101-I/SS PIC24FJ16MC101T-I/SO PIC24FJ16MC101T-I/SS PIC24FJ16MC102-E/ML PIC24FJ16MC102-E/SO PIC24FJ16MC102-E/SP PIC24FJ16MC102-E/SS PIC24FJ16MC102-I/ML PIC24FJ16MC102-I/SO PIC24FJ16MC102-I/SP PIC24FJ16MC102-I/SS PIC24FJ16MC102T-I/ML PIC24FJ16MC102T-I/SO PIC24FJ16MC102T-I/SS PIC24FJ32MC104-I/PT PIC24FJ32MC102-I/SO PIC24FJ32MC104-E/PT PIC24FJ32MC102-E/ML PIC24FJ32MC102T-E/SS PIC24FJ32MC104T-I/TL PIC24FJ32MC102-I/ML PIC24FJ32MC102-E/TL PIC24FJ32MC102T-E/TL PIC24FJ32MC104-I/TL PIC24FJ32MC102-H/SP PIC24FJ32MC102T-I/SO PIC24FJ32MC101-H/SO PIC24FJ32MC101-E/SO PIC24FJ32MC101-E/SS PIC24FJ32MC102T-E/ML PIC24FJ32MC102-E/SS PIC24FJ32MC104T-E/PT PIC24FJ32MC102-E/SP PIC24FJ32MC102-I/SP PIC24FJ32MC104-I/ML PIC24FJ32MC104-E/TL PIC24FJ32MC102T-E/SO PIC24FJ32MC102-E/SO PIC24FJ32MC102-H/TL PIC24FJ32MC102-H/SS PIC24FJ32MC104T-E/TL PIC24FJ32MC101T-E/SO PIC24FJ32MC102T-I/TL PIC24FJ32MC104T-I/ML PIC24FJ32MC101-H/P PIC24FJ32MC102-H/ML PIC24FJ32MC101-I/SS PIC24FJ32MC102T-I/SS PIC24FJ32MC102-H/SO PIC24FJ32MC104T-I/PT PIC24FJ32MC101-E/P PIC24FJ32MC104-H/PT PIC24FJ32MC101T-I/SO PIC24FJ32MC101T-I/SS PIC24FJ32MC104-H/TL PIC24FJ32MC101-I/SO PIC24FJ32MC101-I/P PIC24FJ32MC102-I/TL PIC24FJ32MC102-I/SS PIC24FJ32MC102T-I/ML PIC24FJ32MC104-E/ML PIC24FJ32MC104-H/ML PIC24FJ32MC104T-E/ML