











## TPS2041B-Q1, TPS2042B-Q1, TPS2051B-Q1

SLVS782C - NOVEMBER 2007 - REVISED SEPTEMBER 2016

# TPS20xxB-Q1 Current-Limited Power-Distribution Switches

#### 1 Features

- · Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C
     Ambient Operating Temperature Range
  - Device HBM ESD Classification level 2
  - Device CDM ESD Classification Level C6
  - Device MM ESD Classification Level M0
- 70-mΩ High-Side MOSFET
- 500-mA Continuous Current
- Thermal and Short-Circuit Protection
- Accurate Current Limit: 0.75 A (Minimum), 1.25 A (Maximum)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report (OC)
- No OC Glitch During Power Up
- Maximum Standby Supply Current: 1 μA (Single, Dual) or 2 μA (Triple, Quad)
- Bidirectional Switch
- UL Recognized Under File Number E169910

# 2 Applications

- · Heavy Capacitive Loads
- Short-Circuit Protection

# 3 Description

The TPS20xxB-Q1 power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices incorporate 70-m $\Omega$  N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1 A (typical).

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS2041B-Q1	SOT-23 (5)	2.80 mm × 2.90 mm
TPS2042B-Q1, TPS2051B-Q1	SOIC (8)	4.90 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Typical Application Schematic**






Table of C	ontents
------------	---------

1	Features 1		8.4 Device Functional Modes	12
2	Applications 1	9	Application and Implementation	13
3	Description 1		9.1 Application Information	13
4	Revision History2		9.2 Typical Applications	13
5	Pin Configuration and Functions	10	Power Supply Recommendations	20
6	Specifications4	11	Layout	21
•	6.1 Absolute Maximum Ratings 4		11.1 Layout Guidelines	21
	6.2 ESD Ratings		11.2 Layout Example	21
	6.3 Recommended Operating Conditions		11.3 Thermal Considerations	21
	6.4 Thermal Information	12	Device and Documentation Support	22
	6.5 Electrical Characteristics5		12.1 Related Links	22
	6.6 Typical Characteristics		12.2 Receiving Notification of Documentation Update	tes 22
7	Parameter Measurement Information9		12.3 Community Resources	22
8	Detailed Description 10		12.4 Trademarks	22
Ū	8.1 Overview		12.5 Electrostatic Discharge Caution	22
	8.2 Functional Block Diagrams		12.6 Glossary	22
	8.3 Feature Description	13	Mechanical, Packaging, and Orderable Information	22

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision B (October 2011) to Revision C	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	
•	Deleted Ordering Information table; see POA at the end of the data sheet	1
•	Deleted General Switch Catalog image	1
•	Added AEC-Q100 Qualified bullets	1
•	Changed Type for IN pin to PWR and description to Supply input voltage	3
•	Added Thermal Information table	5
•	Deleted Dissipation Ratings section	<b>7</b>
<u>•</u>	Combined Functional Block Diagrams for TPS2041B-Q1 and TPS2051B-Q1 as they are the same	10
Cł	nanges from Revision A (June 2010) to Revision B	Page
•	Changed orderable part number From: TPS2041QDBVRQ1 To: TPS2041BQDBVRQ1	1
Cł	nanges from Original (November 2007) to Revision A	Page
•	Added the TPS2041B-Q1 device information	1


Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated




# 5 Pin Configuration and Functions


TPS2041B-Q1 DBV Package 5-Pin SOT-23 Top View



TPS2042B-Q1 D Package 8-Pin SOIC Top View



TPS2051B-Q1 D Package 8-Pin SOIC Top View



## Pin Functions: TPS2041B-Q1

PIN		TVDE	DESCRIPTION	
NAME	NO.	TYPE	DESCRIPTION	
EN	4	I	Enable input, logic low turns on power switch	
GND	2	GND	Bround	
IN	5	PWR	upply input voltage	
<del>OC</del>	3	0	Overcurrent, open-drain output, active low	
OUT	1	0	Power-switch output	

#### Pin Functions: TPS2042B-Q1

PIN		TVDE	DESCRIPTION	
NAME	NO.	TYPE	DESCRIPTION	
EN1	3	I	Enable input, logic low turns on power switch IN-OUT1	
EN2	4	1	Enable input, logic low turns on power switch IN-OUT2	
GND	1	GND	Ground	
IN	2	PWR	Supply input voltage	
OC1	8	0	Overcurrent, open-drain output, active low, IN-OUT1	

Copyright © 2007–2016, Texas Instruments Incorporated



#### Pin Functions: TPS2042B-Q1 (continued)

PIN		TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
OC2	5	0	Overcurrent, open-drain output, active low, IN-OUT2	
OUT1	7	0	Power-switch output, IN-OUT1	
OUT2	6	0	Power-switch output, IN-OUT2	

#### Pin Functions: TPS2051B-Q1

PIN		TVDE	DESCRIPTION	
NAME	NO.	TYPE	DESCRIPTION	
EN	4	1	Enable input, logic high turns on power switch	
GND	1	GND	Ground	
IN	2, 3	PWR	Supply input voltage	
<del>OC</del>	5	0	Overcurrent open-drain output, active low	
OUT	6, 7, 8	0	Power-switch output	

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted(1)

		MIN	MAX	UNIT
Input voltage <sup>(2)</sup>	IN	-0.3	6	V
Output voltage (2)	OUT, OUTx	-0.3	6	V
Input voltage	ENx, EN	-0.3	6	V
Voltage, $V_{I(\overline{OC})}$ , $V_{I(\overline{OCx})}$	OC, OCx	-0.3	6	V
Continuous output current		Internally limited		
Continuous total power dissipation		See Es	SD Ratings	
Operating virtual-junction temperature, T <sub>J</sub>		-40	125	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT			
TPS204	TPS2041B-Q1 in DBV Package and TPS2042B-Q1 in D package						
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2500					
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V			
		Machine model (MM), per AEC Q100-003	±50				
TPS205	1B-Q1 in D package						
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000				
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V			
		Machine model (MM), per AEC Q100-003	±50				

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> All voltages are with respect to GND.



# 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{I(IN)}$	Input voltage (IN)	2.7	5.5	V
$\begin{matrix} V_{I(\overline{ENx})}, \\ V_{I(EN)} \end{matrix}$	Input voltage (ENx, EN)	0	5.5	V
$I_{O(OUT)}$ , $I_{O(OUTx)}$	Continuous output current (OUT, OUTx)	0	500	mA
$T_{J}$	Operating virtual-junction temperature	-40	125	°C

#### 6.4 Thermal Information

		TPS2041B-Q1	TPS2042B-Q1	TPS2051B-Q1	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	D (SOIC)	D (SOIC)	UNIT
		5 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	224.1	117.2	124.5	°C/W
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance	131.2	63.3	72.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.4	57.5	64.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	19.2	15.3	24.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.3	37	64.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = 0.5 \text{ A}$ ,  $V_{I(\overline{ENx})} = 0 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	;(1)	MIN	TYP	MAX	UNIT
POWER	SWITCH							
_	Static drain-source on-state resistance, 5-V or 3.3-V operation	V <sub>I(IN)</sub> = 5 V or 3.3 V, I <sub>O</sub> = 0.5 A				70	135	
r <sub>DS(ON)</sub>	Static drain-source on-state resistance, 2.7-V operation (2)	$V_{I(IN)} = 2.7 \text{ V}, I_O = 0.5 \text{ A}$	-40°C ≤ T <sub>J</sub>	≤ 125°C		75	150	mΩ
	Rise time, output (2)	V <sub>I(IN)</sub> = 5.5 V	C <sub>L</sub> = 1 μF,	T <sub>.1</sub> = 25°C		0.6	1.5	mo
t <sub>r</sub>	Rise time, output	V <sub>I(IN)</sub> = 2.7 V	$R_L = 10 \Omega$	1 <sub>J</sub> = 25°C		0.4	1	ms
	Fall time, output <sup>(2)</sup>	V <sub>I(IN)</sub> = 5.5 V	$C_1 = 1 \mu F$		0.05		0.5	
t <sub>f</sub>	Fail time, output	V <sub>I(IN)</sub> = 2.7 V	$R_L = 10 \Omega$				0.5	ms
ENABL	E INPUT (EN, ENx)	•		•	•			
V <sub>IH</sub>	High-level input voltage	2.7 V ≤ V <sub>I(IN)</sub> ≤ 5.5 V			2			V
V <sub>IL</sub>	Low-level input voltage	2.7 V ≤ V <sub>I(IN)</sub> ≤ 5.5 V	2.7 V ≤ V <sub>I(IN)</sub> ≤ 5.5 V					V
I <sub>I</sub>	Input current	$V_{I(\overline{ENx})} = 0 \text{ V or } 5.5 \text{ V}$	$V_{I(\overline{ENx})} = 0 \text{ V or } 5.5 \text{ V}$					μΑ
t <sub>on</sub>	Turnon time <sup>(2)</sup>	$C_L = 100 \ \mu F, \ R_L = 10 \ \Omega$	$C_L = 100 \mu F$ , $R_L = 10 \Omega$					
t <sub>off</sub>	Turnoff time <sup>(2)</sup>	$C_L = 100 \ \mu F, \ R_L = 10 \ \Omega$			10	ms		
CURRE	NT LIMIT							
	Short-circuit output current	V <sub>I(IN)</sub> = 5 V, OUT connected		T <sub>J</sub> = 25°C	0.65	1	1.25	Α
los	Short-circuit output current	device enabled into short-c	device enabled into short-circuit		0.6	1	1.3	A
SUPPL	CURRENT (TPS2041B-Q1, TPS2051B-0	21)						
	Supply current, low-level output	No load on OUT,		$T_J = 25^{\circ}C$		0.5	1	
	Supply current, low-level output	$V_{I(\overline{EN})} = 5.5 \text{ V or } V_{I(EN)} = 0 $	/	-40°C ≤ T <sub>J</sub> ≤ 125°C		0.5	5	μA
	Supply current high level output	No load on OUT,		T <sub>J</sub> = 25°C		43	60	
	Supply current, high-level output	$V_{I(\overline{EN})} = 0 \text{ V or } V_{I(EN)} = 5.5 $	/	-40°C ≤ T <sub>J</sub> ≤ 125°C		43	70	μA
	Leakage current	OUT connected to ground, $V_{I(\overline{EN})} = 5.5 \text{ V or } V_{I(EN)} = 0 \text{ V}$	/	-40°C ≤ T <sub>J</sub> ≤ 125°C		1		μΑ
	Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, IN = groun$	d <sup>(2)</sup>	T <sub>J</sub> = 25°C		0		μΑ

<sup>1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be accounted for separately.

Specified by design



# **Electrical Characteristics (continued)**


over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = 0.5 \text{ A}$ ,  $V_{I(\overline{ENx})} = 0 \text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	(1)	MIN	TYP	MAX	UNIT
SUPPLY CURRENT (TPS2042B-Q1)						
Cumply oursent love level output	No load on OUT V	T <sub>J</sub> = 25°C		0.5	1	
Supply current, low-level output	No load on OUT, $V_{I(\overline{ENx})} = 5.5 \text{ V}$	-40°C ≤ T <sub>J</sub> ≤ 125°C		0.5	5	μA
Cumply gurrent high layed gutput	No load on OUT V	$T_J = 25^{\circ}C$		50	70	
Supply current, high-level output	No load on OUT, $V_{I(\overline{ENx})} = 0 \text{ V}$	-40°C ≤ T <sub>J</sub> ≤ 125°C		50	90	μA
Leakage current	OUT connected to ground, $V_{I(\overline{ENx})} = 5.5 \text{ V}$	-40°C ≤ T <sub>J</sub> ≤ 125°C		1		μΑ
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, \text{ IN} = \text{ground}^{(2)}$	$T_J = 25^{\circ}C$		0.2		μΑ
UNDERVOLTAGE LOCKOUT						
Low-level input voltage, IN, INx			2		2.5	V
Hysteresis, IN, INx		$T_J = 25^{\circ}C$		75		mV
OVERCURRENT (OC, OCx)						
Output low voltage, $V_{OL(\overline{OCx})}$	$I_{O(\overline{OCx})} = 5 \text{ mA}$				0.4	V
OFF-state current <sup>(2)</sup>	V <sub>O(\overline{OCx})</sub> = 5 V or 3.3 V				1	μA
OC deglitch (2)	OCx assertion or deassertion		4	8	15	ms
THERMAL SHUTDOWN <sup>(3)</sup>						
Thermal shutdown threshold (2)			135			°C
Recovery from thermal shutdown (2)			125			°C
Hysteresis (2)				10		°C

<sup>(3)</sup> The thermal shutdown only reacts under overcurrent conditions.




# 6.6 Typical Characteristics




# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**






# **Typical Characteristics (continued)**



# 7 Parameter Measurement Information



**VOLTAGE WAVEFORMS** 

Figure 14. Test Circuit and Voltage Waveforms




# 8 Detailed Description

#### 8.1 Overview

The TPS20xxB-Q1 devices are current-limited, power-distribution switches providing 0.5-A continuous-load current. These devices incorporate  $70\text{-m}\Omega$  N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. A gate driver is provided by an internal charge pump designed to minimize current surges during switching. The charge pump requires no external components and allows operation supplies as low as 2.7 V.

# 8.2 Functional Block Diagrams




Copyright © 2016, Texas Instruments Incorporated

- A. CS = Current sense
- B. EN = Active low (EN) for TPS2041B-Q1; Active high (EN) for TPS2051B-Q1

Figure 15. Functional Block Diagram (TPS2041B-Q1 and TPS2051B-Q1)



# **Functional Block Diagrams (continued)**



A. CS = Current sense

Figure 16. Functional Block Diagram (TPS2042B-Q1)

#### 8.3 Feature Description

#### 8.3.1 Power Switch

The power switch is an N-channel MOSFET with a low ON-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 500 mA.

#### 8.3.2 Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

#### 8.3.3 Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.



# **Feature Description (continued)**

#### 8.3.4 Enable ( $\overline{ENx}$ )

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1  $\mu$ A or 2  $\mu$ A when a logic high is present on EN. A logic zero input on EN restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

#### 8.3.5 Enable (EN)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1  $\mu$ A or 2  $\mu$ A when a logic low is present on EN. A logic high input on EN restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

# 8.3.6 Overcurrent (OCx)

The  $\overline{OCx}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains <u>asserted</u> until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the  $\overline{OCx}$  signal from oscillation or false triggering. If an overtemperature shutdown occurs, the  $\overline{OCx}$  is asserted instantaneously.

#### 8.3.7 Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

#### 8.3.8 Thermal Sense

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS204xB-Q1 and TPS205xB-Q1 implement a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The OCx open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

#### 8.3.9 Undervoltage Lockout (UVLO)

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

#### 8.4 Device Functional Modes

Table 1 lists OUT pin state as determined by the  $\overline{\text{EN}}$  pin.

#### Table 1. OUT Pin State

EN	TPS2041B-Q1	TPS2042B-Q1	TPS2051B-Q1		
Low	IN	Open	Open		
High	Open IN		IN		



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

#### 9.1.1 Universal Serial Bus (USB) Applications

The universal serial bus (USB) interface is a 12-Mbps, or 1.5-Mbps, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (for example, keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts and self-powered hubs (SPHs)
- Bus-powered hubs (BPHs)
- Low-power bus-powered functions
- · High-power bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS204xB-Q1 and TPS205xB-Q1 can provide power-distribution solutions to many of these classes of devices.

# 9.2 Typical Applications

## 9.2.1 TPS2042B-Q1 Typical Application




Figure 17. Typical Application Schematic Using the TPS2042B-Q1



# **Typical Applications (continued)**

#### 9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

**Table 2. Design Parameters** 

PARAMETER	VALUE
Input voltage	5 V
Output1 voltage	5 V
Output2 voltage	5 V
Output1 current	0.5 A
Output2 current	0.5 A

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Overcurrent

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.


Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see Figure 23 through Figure 26). The TPS20xxB-Q1 senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 7 through Figure 8). The TPS20xxB-Q1 is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

## 9.2.1.2.2 **OC** Response

The  $\overline{\text{OCx}}$  open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on  $\overline{\text{OCx}}$  occurs due to the 10-ms deglitch circuit. The TPS20xxB-Q1 is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses.  $\overline{\text{OCx}}$  is not deglitched when the switch is turned off due to an overtemperature shutdown.




Copyright © 2016, Texas Instruments Incorporated


Figure 18. Typical Circuit for the OC Pin (TPS2042B-Q1)



# 9.2.1.3 Application Curves







#### 9.2.2 Hosts and Self-Powered Hubs and Bus-Powered Hubs

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 27). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.




Figure 27. Typical One-Port USB Host or Self-Powered Hub

#### 9.2.2.1 Design Requirements


#### 9.2.2.1.1 USB Power-Distribution Requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts and self-powered hubs must:
  - Current-limit downstream ports
  - Report overcurrent conditions on USB V<sub>BUS</sub>
- Bus-powered hubs must:
  - Enable and disable power to downstream ports
  - Power up at <100 mA</li>
  - Limit inrush current (<44 Ω and 10 μF)</li>
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA</li>



The feature set of the TPS204xB-Q1 and TPS205xB-Q1 allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 28 and Figure 29).




Copyright © 2016, Texas Instruments Incorporated

A. USB rev 1.1 requires 120 μF per hub.

Figure 28. Hybrid Self-Powered or Bus-Powered Hub Implementation (TPS2051B-Q1)





Copyright © 2016, Texas Instruments Incorporated

A. USB rev 1.1 requires 120 μF per hub.

Figure 29. Hybrid Self-Powered or Bus-Powered Hub Implementation (TPS2042B-Q1)


#### 9.2.2.2 Detailed Design Procedure

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.



#### 9.2.2.2.1 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44  $\Omega$  and 10  $\mu$ F at power up, the device must implement inrush current limiting (see Figure 30).



Copyright © 2016, Texas Instruments Incorporated

Figure 30. High-Power Bus-Powered Function (TPS2042B-Q1)

#### 9.2.3 Generic Hot-Plug Applications

In many applications, it may be necessary to remove modules or PC boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise and fall times of the TPS204xB-Q1 and TPS205xB-Q1, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS204xB-Q1 and TPS205xB-Q1 also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature ensures a soft start with a controlled rise time for every insertion of the card or module.




Figure 31. Example Hot-Plug Implementation (TPS2042B-Q1)

By placing the TPS204xB-Q1 or TPS205xB-Q1 between the  $V_{CC}$  input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

Copyright © 2007–2016, Texas Instruments Incorporated



#### 9.2.3.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.

**Table 3. Design Parameters** 

PARAMETER	VALUE
Input voltage	5 V
Output1 voltage	5 V
Output2 voltage	5 V
Output1 current	0.5 A
Output2 current	0.5 A

#### 9.2.3.2 Detailed Design Procedure

To begin the design process a few parameters must be decided upon. The designer must know the following:

- Normal input operation voltage
- Current limit

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, TI recommends a 0.1-µF or greater ceramic bypass capacitor between IN and GND, as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be required on the input to reduce voltage undershoot from exceeding the UVLO of other load share one power rail with TPS2042B-Q1 device or overshoot from exceeding the absolute-maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power supply. Output capacitance is not required, but TI recommends placing a high-value electrolytic capacitor on the output pin when large transient currents are expected on the output to reduce the undershoot, which is caused by the inductance of the output power bus just after a short has occurred and the TPS2042B-Q1 device has abruptly reduced OUT current. Energy stored in the inductance drives the OUT voltage down and potentially negative as it discharges.

# 10 Power Supply Recommendations

TI recommends a 0.01-μF to 0.1-μF ceramic bypass capacitor close to the device between IN and GND. TI recommends placing a high-value electrolytic capacitor on the output pins when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-μF to 0.1-μF ceramic capacitor improves the immunity of the device to short-circuit transients. See Figure 17.



# 11 Layout

#### 11.1 Layout Guidelines

- Place the 100-nF bypass capacitor near the IN and GND pins and make the connections using a low-inductance trace.
- TI recommends placing a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin when large transient currents are expected on the output.

# 11.2 Layout Example




Figure 32. Layout Recommendation

#### 11.3 Thermal Considerations

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the  $r_{DS(ON)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(ON)}$  from Figure 9. Using this value, the power dissipation per switch can be calculated by Equation 1:

$$P_{D} = r_{DS(ON)} \times I^{2} \tag{1}$$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature with Equation 2:

$$T_J = P_D \times R_{\theta JA} + T_A$$

where

- T<sub>A</sub> = Ambient temperature °C
- R<sub>θJA</sub> = Thermal resistance
- P<sub>D</sub> = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

Copyright © 2007–2016, Texas Instruments Incorporated

Submit Documentation Feedback

(2)



# 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS2041B-Q1	Click here	Click here	Click here	Click here	Click here	
TPS2042B-Q1	Click here	Click here	Click here	Click here	Click here	
TPS2051B-Q1	PS2051B-Q1 Click here		Click here	Click here	Click here	

# 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS2041BQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PLIQ	Samples
TPS2042BQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042B	Samples
TPS2051BQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2051BQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS2041B-Q1, TPS2042B-Q1, TPS2051B-Q1:

• Catalog: TPS2041B, TPS2042B, TPS2051B

● Enhanced Product: TPS2041B-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are florifinal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2041BQDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2042BQDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TPS2051BQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 3-Aug-2017



\*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TIOTITITICI							
Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2041BQDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS2042BQDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TPS2051BQDRQ1	SOIC	D	8	2500	340.5	338.1	20.6



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated